Sign in
Search 68hc12
Subscribe to 68hc12
68hc12 by Keywords
68HC1 | 812A4 | 9S12DP256 | Bootloader | CodeWarrior | D60A | Debugger | DP256 | ECT | EEPROM | EVB | Flash | HC1 | HCS12 | I2C | IAR | ICC1 | Interrupts | LCD | M68KIT912DP256 | MC9S12DP256 | MC9S12DP256B | Metrowerks | Motor | MSCAN | Multilink | PLL | Quadrature | SDI | SPI | Transceiver | XFC
Ads
Discussion Groups
See Also
Discussion Groups | 68HC12 | 'S12DP256 - errata for all 0K79X and 1K79X masks
Join our technical discussions about Freescale Microcontrollers: M68HC12. (Freescale Semiconductor is a Subsidiary of Motorola).
'S12DP256 - errata for all 0K79X and 1K79X masks - bruce_at_pocket_neurobics - Jul 12 6:36:00 2002
|
(I believe mask 1K79X is the latest version.) This bug's worth some advertising I think... Quote from errata sheet: SCI INTERRUPT ASSERTS ONLY IF AN ODD NUMBER OF INTERRUPTS ACTIVE MUCTS00510 The interrupt of the SCI is only asserted if an odd number of interrupts is active (i.e. flags set and enabled). Example: If an Transmit data register empty and an receive ready interrupt are active at the same time the interrupt request to the CPU is not asserted. This can lead to missing interrupts or spurious interrupts i.e. the request gets deasserted before the CPU fetches the interrupt vector. Those spurious interrutps will execute on the SWI vector. The interrupt flag setting is always correct. |
|
|
Stellaris® MCU Family: New Parts, New Package, New Price.
(You need to be a member of 68hc12 -- send a blank email to 68hc12-subscribe@yahoogroups.com )
RE: 'S12DP256 - errata for all 0K79X and 1K79X masks - Paul Johnson - Jul 29 12:55:00 2002
|
WOW! The word "defective" comes to mind. This would be completely
unusable application. Paul > -----Original Message----- > From: bruce_at_pocket_neurobics > [mailto:] > Sent: Friday, July 12, 2002 4:36 AM > To: > Subject: [68HC12] 'S12DP256 - errata for all 0K79X and 1K79X masks > (I believe mask 1K79X is the latest version.) > > This bug's worth some advertising I think... > Quote from errata sheet: > > SCI INTERRUPT ASSERTS ONLY IF AN ODD NUMBER OF INTERRUPTS ACTIVE > MUCTS00510 > The interrupt of the SCI is only asserted if an odd number of > interrupts is active (i.e. flags set and enabled). Example: If an > Transmit data register empty and an receive ready interrupt are active > at the same time the interrupt request to the CPU is not asserted. > This can lead to missing interrupts or spurious interrupts i.e. the > request gets deasserted before the CPU fetches the interrupt vector. > Those spurious > interrutps will execute on the SWI vector. The interrupt flag setting > is always correct. > > > -------------------------------------------------------- > To unsubscribe from this group, send an email to: > To learn more about Motorola Microcontrollers, please visit > http://www.motorola.com/mcu |
(You need to be a member of 68hc12 -- send a blank email to 68hc12-subscribe@yahoogroups.com )