Sign in

username or email:

password:



Not a member?
Forgot your Password?

Search fpga-cpu



Search tips

Subscribe to fpga-cpu



Discussion Groups

See Also

DSPFPGA

FPGA-CPU

This list is for discussion of the design and implementation of field-programmable gate array based processors and integrated systems. It is also for discussion and community support of the XSOC Project (see http://www.fpgacpu.org/xsoc).

  

Post a new Thread

So far in May, you have voted 0 times ou of a total of 20 votes by the community.
Please help us clean the archives from unuseful discussion threads by using the voting system! Details here.

Re: Query on FPGA testing after configure it.

-1
juendme - Dec 18 2005
The best way to test an FPGA design running on the chip is to use one of the on-chip analyzers. If you're using Altera's FPGAs, try SignalTap II ( http://www.altera.com/p... Re: Query on FPGA testing after configure it.

Re: Wishbone comments - SimpCon   [3 Articles]

+1
Martin Schoeberl - Dec 6 2005
Hi Kolja and all, > >> to get a draft of your spec. ... > The draft of the spec at the moment are few sketches on real > paper - takes some time to draw all diagr... Re: Wishbone comments - SimpCon

Wishbone comments   [8 Articles]

+1
Martin Schoeberl - Nov 27 2005
After implementing the Wishbone interface for main memory access from JOP I see several issues with the Wishbone specification that makes it not the best choice for SoC inte... Wishbone comments

Good day

0
a.be...@... - Nov 23 2005
The message cannot be represented in 7-bit ASCII encoding and has been sent as a binary attachment. ... Good day

Conectivity - Register, OPB,dip switch   [2 Articles]

+1
ramt...@... - Oct 29 2005
Hi I am looking for some help with the microblaze processor. I need to connect the registers on the microblaze processor to recieve input from the switches on the the boar... Conectivity - Register, OPB,dip switch

timing constraints   [2 Articles]

+1
Rob Finch - Oct 12 2005
I have this line of code in my cpu: wire [DBW*2-1:0] mul_o = opa * opb; Is there a way I can tell the synthesizer (XST) that I'm allowing two clock cycles for it to... timing constraints

Re: Digest Number 782   [2 Articles]

-1
Tony - Sep 30 2005
I must have missed the start of your project, what CPU core are you using? Sounds good .. On Thursday 29 September 2005 12:25 pm, fpga-cpu@fpga... wrote: >... Re: Digest Number 782

it breathes - milestone   [3 Articles]

+1
Rob Finch - Sep 30 2005
Dual cpu system... Got it working I think. One cpu is constantly updating some characters on the screen, while the other is running downloads and stuff. The "fun" p... it breathes - milestone

help: a synchronizer issue...   [4 Articles]

+1
Umair siddiqui - Sep 29 2005
Please I need your urgent support, related to ACK_I input of Wishbone bus... I ve designed a CPU in vhdl (i am trying to release it with name HPC-16 on OC) supportin... help: a synchronizer issue...

System09 updates   [5 Articles]

+1
John Kent - Sep 19 2005
Just a notice to anyone playing with the System09 VHDL core, There are a few updates to the CPU09 core. JSR [0,S] did not work properly The stack pointer was pre-dec... System09 updates
| 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | | 11 | | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 |