FPGA-CPU
This list is for discussion of the design and implementation of field-programmable gate array based processors and integrated systems. It is also for discussion and community support of the XSOC Project (see http://www.fpgacpu.org/xsoc).
Post a new Thread
Veronica Merryfield - Aug 18 2005
I wonder if anyone can give me some pointers on this.
Way back when I was at university, I can remember a tutorial on deriving the
optimal number of states per bit for a... 
Jae Young Hur - Aug 17 2005
Hi
I need some comment from ChipScope Pro users, as I am new to ChipScope Pro VIO. I am using Xilinx ISE 6.3.
Timing simulation after PAR (post place and route) simulation ... 
Jan Gray - Aug 15 2005
I used to take vacation time to attend Hot Chips [hotchips.org] to learn
microprocessor design insights from the greats.
Now I see our own FPGA soft processor community ... 
Jan Gray - Aug 1 2005
I wish to remind our members that messages to this list should be (at least
tangentially) on the subject of COMPUTER DESIGN and COMPUTER ARCHITECTURE
using FPGAs. (The mor... 
smxcu - Jul 31 2005
Hi Everyone,
Does anyone have any tips on getting the Linux port of the Xilinx
software to run on SuSE 9.3 ?
Regards
Sergio Masci
... 
rehanpk0001 - Jul 15 2005
Hi brothers! I need a little attention,
I am a student, I have to work in verilog for processor design as my
project,
I need some good mamterial regarding the above t... 
kris...@... - Jul 8 2005
Hi,
I am trying to drive the VGA display on a ML402 board using EDK7.1i and ISE7.1. I am basically using the ML40x reference design provided by Xilinx.
The problem is that ... 
soytimofonico - Jul 7 2005
Hello,
Here are the two projects that I want to compare and put the
comparison on various forums and mailing lists:
http://c64upgra.de/c-one/s_technical.htm
... 
previous |
4 |
5 |
6 |
7 |
8 |
9 |
10 |
11 |
12 |
13 |
14 |
15 |
16 |
17 |
18 |
19 |
20 |
21 |
22 |
23 |
next