Sign in

username:

password:



Not a member?

Search fpga-cpu



Search tips

Subscribe to fpga-cpu



Ads

fpga-cpu by Keywords

Altera | CISCifying | IDE | ISA | Java | JHDL | JTAG | LBU | MicroBlaze | PAR | PCI | RISC | SoC | Spartan | Transputers | Verilog | VHDL | Virtex | VLIW | WebPack | Xilinx | Xsoc | YARD-1A

Discussion Groups

See Also

DSPFPGAElectronics

FPGA-CPU

This list is for discussion of the design and implementation of field-programmable gate array based processors and integrated systems. It is also for discussion and community support of the XSOC Project (see http://www.fpgacpu.org/xsoc).

  

Post a new Thread

Pentium timing diagrams?

NeilS - Jun 28 2005
Hello everyone, Just wondering if anyone has seen or has access to the timing diagrams for the transactions between a 'classic' Pentium (3.3V core, 75 thru 200MHz) an... Pentium timing diagrams?

memec xilinx minimodules

Alex Gibson - Jun 28 2005
spartan3 and virtex4 FX http://www.memec.com/?cmd=detail&articleid=2494 http://www.memec.com/?cmd=detail&articleid=2493 http://www.memec.com/uploaded/Spart... memec xilinx minimodules

ST's new reconfigurable microcontroller   [14 Articles]

Alex Gibson - Jun 27 2005
ST's new reconfigurable microcontroller with dual mac dsp which has 16MBit DRAM, 300MHz ARM9, 600MHZ DSP, and a 150K FPGA, Dual ethernet, ADC/DAC.... http://www... ST's new reconfigurable microcontroller

FW: Digest Number 754   [2 Articles]

- Jun 26 2005
Digilent has a video decoder board. It uses ADV7183B which take video signal as input and generates YUV 4:2:2 format. But it does not have RGB linear output. I su... FW:  Digest Number 754

Digilentinc clearance sale

Alex Gibson - Jun 19 2005
Just noticed http://www.digilentinc.com/ are having a clearance sale on their older boards(S2 and S2e). Alex ... Digilentinc clearance sale

Parallel Port Programming Of Spartan IIE   [3 Articles]

rtstofer - Jun 7 2005
Has anybody seen an app note that shows direct programming of a Spartan IIE from a PC parallel port without using iMPACT, JTAG or an intermediate device such as a CPLD? ... Parallel Port Programming Of Spartan IIE

Optimal Hardware Implementation FIFO/LRU/Random Algos   [5 Articles]

invincible1138 - Jun 3 2005
Hi all! I want to know the most optimal way to implement FIFO/LRU/Random in hardware. I am designing a cache and i need to implement these as replacement algorithms.... Optimal Hardware Implementation FIFO/LRU/Random Algos

low cost altera board - US$49

Alex Gibson - May 24 2005
http://www.futureelectronics.com/promos/cyclone/ http://www.futureelectronics.com/promos/cyclone/docs/Cyclone.pdf No ram and limited peripherals. Unfilled sp... low cost altera board - US$49
previous | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | next