FPGA-CPU
This list is for discussion of the design and implementation of field-programmable gate array based processors and integrated systems. It is also for discussion and community support of the XSOC Project (see http://www.fpgacpu.org/xsoc).
Post a new Thread
Bushra Qamar - Aug 11 2008
Hi
I'm Bushi..doing electrical engineering from u.e.t. Taxila,Pakistan
i was doing final year project on vliw
my project advisor said me to implement 8-bit risc
i did
then he ... 
e2kcpu - Aug 10 2008
Just because we are talking about bit-slices already.
Which assembler do you use this days ?
Or is everybody just using excel sheets and perl ?
--------------------------------... 
Rick Collins - Jul 31 2008
Hi,
It looks like this group has been slumbering for a bit. This seems to
be the ideal place to have my discussion, but I'm not sure if there
will be anyone listening? I se... 
vlsiconference - Jul 12 2008
Friends,
As you all know, the 22nd conference on VLSI Design would be held in
New Delhi from January 5 to 9th 2009 at The Hotel Taj Palace. The
theme for the conference is "Im... 
thilo - May 15 2008
G'day gents,
I'm wondering are there any other lattice XP2 eval boards out?
I found from lattice a 2.5K$ and a 700$ board, but
I would need something not as big as those.
D... 
k7ar...@gmail.com - Apr 22 2008
hai all , i am arun . i am working on interfacing SD card using FPGA. i am using SPI mode of communication to SD card .
1. i wrote the code in verilog for the identification mode ... 
modeonz007 - Apr 22 2008
i am using spartan 3e ...i try to communicate with the pc by using
serial communication ..... i use 50 mhz clk ..... i want to get 9600
baud rate to send a 8 bit register .... ... 
thilo - Apr 2 2008
Unless all the processing actually happens inside of a cache (I've seen
intensive multiply loops in 1kb),
this would (under certain instances like the above) make perfect sense... 
Tommy Thorn - Apr 1 2008
--- Rob Finch wrote:
> With 8MB/s of main memory bandwidth,
> What's a reasonable expectation for how fast a CPU
> may operate ?
>
> eg. 80 MHz ?
main memory ban... 
Kolja Sulimma - Apr 1 2008
That depends on your cache architecture and your application.
For some applications you do not care at all about memory bandwidth.
Kolja Sulimma
2008/4/1, Rob Finch :
>
... 
previous |
1 |
2 |
3 |
4 |
5 |
6 |
7 |
8 |
9 |
10 |
11 |
12 |
13 |
14 |
15 |
16 |
17 |
18 |
19 |
20 |
next