FPGA-CPU
This list is for discussion of the design and implementation of field-programmable gate array based processors and integrated systems. It is also for discussion and community support of the XSOC Project (see http://www.fpgacpu.org/xsoc).
Post a new Thread
jaeyoung_hur - Dec 28 2004
hi all
I want to preset the interconnection between microblazes (MB)
For example of MESH interconnection, Consider 4 MBs.
MB1 - MB2 - MB4,
MB1 - ... 
umairsiddiqui0800 - Dec 26 2004
while trying to make a 16-bit CPU core, I'm facing a dead-on arrival
situation!
CPU is required to drive mini-UART (by Mr. Ovidiu Lupas, OpenCores.
org) on... 
umairsiddiqui0800 - Dec 26 2004
How to implement code banking, in soft processors on fpga...for
example picoblaze or 8051 cores
... 
Tony - Dec 24 2004
While I'm not new to logic design, I'm about to get my feet wet
with FPGAs, and was looking for opinions on the SP3 starter kit
they are offering at their web store... 
Rob Finch - Dec 24 2004
One thing that I'd like to see in a cpu is a loop counter. A loop
counter doesn't take hardly any hardware resources, and it can really
offer a performance ben... 
Rob Finch - Dec 19 2004
What kind of memory management features do the NIOS / Microblaze
offer ? What would be appropriate for SoC systems ?
I've been working on a simple segmented ... 
Mats Brorsson - Dec 14 2004
We are in the process of selecting an FPGA board for a series of
laborations in courses ranging from computer engineering, embedded
software development to ... 
previous |
11 |
12 |
13 |
14 |
15 |
16 |
17 |
18 |
19 |
20 |
21 |
22 |
23 |
24 |
25 |
26 |
27 |
28 |
29 |
30 |
next