FPGA-CPU
This list is for discussion of the design and implementation of field-programmable gate array based processors and integrated systems. It is also for discussion and community support of the XSOC Project (see http://www.fpgacpu.org/xsoc).
Post a new Thread
Jan Gray - Oct 23 2004
Thank you very much for the kind words. Congratulations on your interest in
hands-on computer design.
I too have worked on an 1130, but it doesn't have the same ... 
Jan Gray - Oct 22 2004
> I must have missed the part in the datasheet dealing with asymetric
> timing of read versus write. I have to get back into this as it may
> turn out that my syste... 
rtstofer - Oct 22 2004
It shouldn't be a surprise that with a stack machine for every
memory fetch there is a consequent stack manipulation. So, we're
looking at 2 memory accesses fo... 
rtstofer - Oct 22 2004
I have been looking at a couple of datasheets for the SRAM I am
using: First, on the Spartan 3 Starter Board is
http://www.issi.com/pdf/61LV25616AL.pdf ... 
Ben A. Abderazek - Oct 22 2004
Hello Helpers,
Does any one have or know a Verilog source code of Alpha 21164 (or
Alpha -like) processor?.
Many thanks for your help,
/Ben
UEC, IS, Jap... 
Jan Gray - Oct 21 2004
> The XSOC RISC is also not very small.
That stings! Oh well -- de gustibus non disputandem est -- so what's new in
small processor cores? Anyone care to fill in... 
rtstofer - Oct 19 2004
I am looking into the design of a processor to implement P4 Pascal.
Since I plan to use the Spartan 3 Starter Board it appears I should
probably design around t... 
sandeep94404 - Oct 15 2004
http://www.niktech.com
Hardware Features
· Data Path Width 32 bits
· Most instructions are 16 bit. PC Relative jump instructions
are 32 bit.
... 
Ben A. Abderazek - Oct 13 2004
Dear Helpers,
I am implementing an FPGA pipelined processor that is expected to fetch and
execute 2 inst/cycle.
I want to implement buffers to separate eac... 
previous |
15 |
16 |
17 |
18 |
19 |
20 |
21 |
22 |
23 |
24 |
25 |
26 |
27 |
28 |
29 |
30 |
31 |
32 |
33 |
34 |
next