Sign in
Search fpga-cpu
Subscribe to fpga-cpu
Ads
fpga-cpu by Keywords
Altera | CISCifying | IDE | ISA | Java | JHDL | JTAG | LBU | MicroBlaze | PAR | PCI | RISC | SoC | Spartan | Transputers | Verilog | VHDL | Virtex | VLIW | WebPack | Xilinx | Xsoc | YARD-1A
Discussion Groups
FPGA-CPU
This list is for discussion of the design and implementation of field-programmable gate array based processors and integrated systems. It is also for discussion and community support of the XSOC Project (see http://www.fpgacpu.org/xsoc).
Re: Max CPU speed
Tommy Thorn - Apr 1 2008
--- Rob Finch wrote:
> With 8MB/s of main memory bandwidth,
> What's a reasonable expectation for how fast a CPU
> may operate ?
>
> eg. 80 MHz ?
main memory ban... 
Re: Max CPU speed
Kolja Sulimma - Apr 1 2008
That depends on your cache architecture and your application.
For some applications you do not care at all about memory bandwidth.
Kolja Sulimma
2008/4/1, Rob Finch :
>
... Re: Some Looping error i think
John Kent - Mar 22 2008
I'm no expert Sim,
but you are writing VHDL like it is a procedural language.
You should really only have the one clock, say the pixel clock which I
assume is pclk,
then make ... Frame Grabber using FPGA [2 Articles]
":: aH[sIM] ::" - Mar 12 2008
Hello,
I have decided to use c3088 camera which uses ov6620 from Omnivision on my project. I would like to grab 2 frames into the FPGA.
The camera has VSYNC, HREF, PCLK AND ... interconnection between FPGA and PC [6 Articles]
RANJITH KUMAR REDDY - Mar 10 2008
Hello
Can any one help me regarding how to connect the FPGA to a micro
processor simulator.
I am actually trying to do a project on Using FPGA to implement
Float... Unable to generate NIOS II [2 Articles]
syyang85 - Mar 5 2008
Hi all,
I'm using Altera Quartus 2 6.1 and the board that I'm using is UP3
development board from Altera.
I'm opening the example of Nios II system made by Altera.
But i ge... TO_UNSIGNED command in vhdl [2 Articles]
siva...@gmail.com - Feb 14 2008
hi,
any one please tell me, the use of commands TO_UNSIGNED, TO_INTEGER,TO_SIGNED in vhdl language.
To post a message, send it to: f...@yahoogroups.com
To unsubscribe, send... z80 core
carl...@gmail.com - Feb 14 2008
Hello,
I am a newbie, but I think that in
http://www.opencores.org/projects.cgi/web/t80/overview
you will find what you want.
Best regards,
Carlos
Ilheus - Bahia - ... DWT in vhdl [4 Articles]
siva...@gmail.com - Feb 4 2008
hi,
how to implement discrete wavelet transform for image compression in vhdl.plz. give me brief idea. if anyone has source code please send to me.
thank you
To post ... Memory Core
Bushra Qamar - Jan 25 2008
Hi.
My next task is to creat memory ..using ip core...i
tried by learing few tutorilas from net but :(
can any one have nice tutorial over it then plz fwd
me...
______...