Sign in

username:

password:



Not a member?

Search fpga-cpu



Search tips

Subscribe to fpga-cpu



Ads

fpga-cpu by Keywords

Altera | CISCifying | IDE | ISA | Java | JHDL | JTAG | LBU | MicroBlaze | PAR | PCI | RISC | SoC | Spartan | Transputers | Verilog | VHDL | Virtex | VLIW | WebPack | Xilinx | Xsoc | YARD-1A

Discussion Groups

FPGA-CPU

This list is for discussion of the design and implementation of field-programmable gate array based processors and integrated systems. It is also for discussion and community support of the XSOC Project (see http://www.fpgacpu.org/xsoc).

  

Post a new Thread

New User AND Invite: GoBox - New Universal Motorcontroller Group Forming

usertogo - Feb 24 2004
Hello Everybody I am Tobias, Student and Inventor I was just about researching Open FPGA CPU Cores when I found this list on http://www.fpgacpu.org/. I... New User AND Invite: GoBox - New Universal Motorcontroller Group Forming

SOPC TMS370

leonherbers - Feb 19 2004
Hello, I'm working on the cloning of the TMS370 microcontroller by Texas Instruments, in an Altera Cyclone Device. I'd realy like to know if there are other... SOPC TMS370

Global clock buffer   [2 Articles]

Manav - Feb 17 2004
Dear all, I have a quick question. Does the Global clock buffer go to each and every Flip Flop in the FPGA chip. I am using Actel SX-A device and when I ran my ... Global clock buffer

BRAM utilisation for CACHE.   [2 Articles]

ponnmozhi - Feb 11 2004
hi, I am back with my cache problem. [this is implementing a design using the microblaze using EDK tool (xilinx Platform Studio]. Since there are fixed possible... BRAM utilisation for CACHE.

Re: BGA alignment

Ed Corter - Feb 6 2004
The only suggestions I have are: - clean the pcb's pads and apply some flux from a kester solder pen ( it's very this stuff ) the Balls on the device contain fl... Re: BGA alignment

Re PLCC-84

Ed Corter - Feb 6 2004
Another option is to use the Thru-Hole Wirewrap socket: this is good because you can leave the power and gnd pins longer and cut the other IO pins short..... This wi... Re PLCC-84

Re: BGA prototype Bypassing

Ed Corter - Feb 6 2004
Of course not..... But - the wires that power the VCC rings were stabilized with larger low ERS caps. - at every Red and White wire ( IO & Core vcc connects )... Re: BGA prototype Bypassing

Re: BGA prototyping   [8 Articles]

Ed Corter - Feb 5 2004
Here are 2 pic's of my prototype that uses a xilinx virtex 300 BGA 350 somthing (lots) pic 1 shows the IO VCC, Core VCC and the ground rings and the bypassing capa... Re: BGA prototyping

prototyping   [6 Articles]

Andrew McMeikan - Feb 5 2004
Just a quick question to those with soldering iron skills. I am hand wiring a project using an fpbga package (FG860)! I am mounting on a vector 8020 'circboar... prototyping

doubt in configuration of cache in fpga   [5 Articles]

ponnmozhi - Feb 4 2004
Hi, I am working on the spartanIIe FPGA and making use of the microblaze processor(EDK tool). My doubt is a very general one. basically the microblaze document ... doubt in configuration of cache in fpga
previous | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | next