Sign in

username:

password:



Not a member?

Search fpga-cpu



Search tips

Subscribe to fpga-cpu



Sponsor

controlSUITE™ software
Comprehensive.
Intuitive.
Optimized.

Real-world software for real-time control. Details Here!

Ads

fpga-cpu by Keywords

Altera | CISCifying | IDE | ISA | Java | JHDL | JTAG | LBU | MicroBlaze | PAR | PCI | RISC | SoC | Spartan | Transputers | Verilog | VHDL | Virtex | VLIW | WebPack | Xilinx | Xsoc | YARD-1A

Discussion Groups

See Also

DSPFPGAElectronics

FPGA-CPU


Advertise Here

This list is for discussion of the design and implementation of field-programmable gate array based processors and integrated systems. It is also for discussion and community support of the XSOC Project (see http://www.fpgacpu.org/xsoc).

  

Post a new Thread

Re: Some Looping error i think

John Kent - Mar 22 2008
I'm no expert Sim, but you are writing VHDL like it is a procedural language. You should really only have the one clock, say the pixel clock which I assume is pclk, then make ... Re:  Some Looping error i think

Unable to generate NIOS II   [2 Articles]

syyang85 - Mar 6 2008
Hi all, I'm using Altera Quartus 2 6.1 and the board that I'm using is UP3 development board from Altera. I'm opening the example of Nios II system made by Altera. But i ge... Unable to generate NIOS II

TO_UNSIGNED command in vhdl   [2 Articles]

siva...@gmail.com - Feb 15 2008
hi, any one please tell me, the use of commands TO_UNSIGNED, TO_INTEGER,TO_SIGNED in vhdl language. To post a message, send it to: f...@yahoogroups.com To unsubscribe, send... TO_UNSIGNED  command in vhdl

z80 core

carl...@gmail.com - Feb 14 2008
Hello, I am a newbie, but I think that in http://www.opencores.org/projects.cgi/web/t80/overview you will find what you want. Best regards, Carlos Ilheus - Bahia - ... z80 core

how to send image information in to fpga kit   [3 Articles]

siva...@gmail.com - Feb 4 2008
hi i am doing image compression using discrete wavelet transformation. it is a hard ware implementation . i am using spartanII fpga kit. but i dont i know how to ... how to send image information in to fpga kit

DWT in vhdl   [4 Articles]

siva...@gmail.com - Feb 4 2008
hi, how to implement discrete wavelet transform for image compression in vhdl.plz. give me brief idea. if anyone has source code please send to me. thank you To post ... DWT in vhdl

RISC Basic IS   [8 Articles]

~*Bushra Qamar*~ - Jan 27 2008
Hi, Im doing Bsc in electrical engineering....im in 7th semester....i'm doing work on RISC processor as the mini project....when i tried the control unit and data path seperat... RISC Basic IS

Memory Core

Bushra Qamar - Jan 25 2008
Hi. My next task is to creat memory ..using ip core...i tried by learing few tutorilas from net but :( can any one have nice tutorial over it then plz fwd me... ______... Memory Core

how to send image information in to fpga kit   [3 Articles]

siva...@gmail.com - Jan 23 2008
hi I am doing image compression using discrete wavelet transformation. it is a hard ware implementation . I am using spartanII fpga kit. But i dont i know how to send image in... how to send image information in to fpga kit

Case statement accelerations   [2 Articles]

Rob Finch - Jan 18 2008
Just came across this (compiled code for processing switch statements) // compare case value 1 // jump if eq // compare case value 2 // jump if eq // compare case value 3 /... Case statement accelerations
previous | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | next