Sign in

username:

password:



Not a member?

Search fpga-cpu



Search tips

Subscribe to fpga-cpu



fpga-cpu by Keywords

Altera | CISCifying | IDE | ISA | Java | JHDL | JTAG | LBU | MicroBlaze | PAR | PCI | RISC | SoC | Spartan | Transputers | Verilog | VHDL | Virtex | VLIW | WebPack | Xilinx | Xsoc | YARD-1A

Discussion Groups

Discussion Groups | FPGA-CPU | configuring the flex6016 with epc02

This list is for discussion of the design and implementation of field-programmable gate array based processors and integrated systems. It is also for discussion and community support of the XSOC Project (see http://www.fpgacpu.org/xsoc).

configuring the flex6016 with epc02 - kannaiah badam - Apr 7 23:50:00 2002


We would like to know the problems and solutions for
configuring the flex 6016 using epc02 of Altera.
We have compiled the code using vhdl. The main.pof
file is tranferred to epc02 using mvbyteblaster
supplied by altera. When power switched off and made
on, configdone bin is blinking.

The fpga outputs are in high state.

Kindly send us your experiences

kannaiah_badam

________________________________________________________________________
For live cricket scores download Yahoo! Score Tracker
at: http://in.sports.yahoo.com/cricket/tracker.html





(You need to be a member of fpga-cpu -- send a blank email to fpga-cpu-subscribe@yahoogroups.com )