Sign in
Search fpga-cpu
Subscribe to fpga-cpu
fpga-cpu by Keywords
Altera | CISCifying | IDE | ISA | Java | JHDL | JTAG | LBU | MicroBlaze | PAR | PCI | RISC | SoC | Spartan | Transputers | Verilog | VHDL | Virtex | VLIW | WebPack | Xilinx | Xsoc | YARD-1A
Ads
Discussion Groups
See Also
Discussion Groups | FPGA-CPU | Summary of what's new at FPGA CPU News (www.fpgacpu.org)
This list is for discussion of the design and implementation of field-programmable gate array based processors and integrated systems. It is also for discussion and community support of the XSOC Project (see http://www.fpgacpu.org/xsoc).
Summary of what's new at FPGA CPU News (www.fpgacpu.org) - Jan Gray - Sep 24 14:08:00 2000
|
00/09/24 Xilinx Student Edition 2.1i is shipping! 00/09/22 Site tweaked. Separate application CPUs for 3G phones. Xilinx acquires formal verification tools company. 00/09/21 Green Mountain Computing Systems releases the GM HC11, a free core in VHDL. Six month site visitor statistics. 00/09/20 Brian Davis' YARD-1A. Virtex Power Estimate Worksheet 00/09/19 On "simple is beautiful": simpler is smaller, smaller is cheaper, smaller is faster, smaller is more power frugal. 00/09/18 Microprocessor Report article on FPGA CPUs. Ingo Cyliax's Circuit Cellar Online FPGA tutorials. 00/09/16 eASIC's programmable logic for ASICs. Scripting News/DaveNet writes on companies vs. individual engineering contributions. 00/09/15 LEON SPARC running at 25 MHz in XCV300-4. Rob Finch's Sparrow. EDN article on FPGA CPUs. Actel targets anti-fuse PLDs at handheld appliances. Vulcan's Java CPU core runs in Altera APEX 20K. Jan on works-in-progress: Nios workshop, new CPU, experiments with XSV-300, frame buffer, xr32 progress, CNets, Python. Jan Gray Gray Research LLC |
(You need to be a member of fpga-cpu -- send a blank email to fpga-cpu-subscribe@yahoogroups.com )