Sign in

username:

password:



Not a member?

Search fpga-cpu



Search tips

Subscribe to fpga-cpu



fpga-cpu by Keywords

Altera | CISCifying | IDE | ISA | Java | JHDL | JTAG | LBU | MicroBlaze | PAR | PCI | RISC | SoC | Spartan | Transputers | Verilog | VHDL | Virtex | VLIW | WebPack | Xilinx | Xsoc | YARD-1A

Discussion Groups

Discussion Groups | FPGA-CPU | Spartan configuration from a SpartanXL

This list is for discussion of the design and implementation of field-programmable gate array based processors and integrated systems. It is also for discussion and community support of the XSOC Project (see http://www.fpgacpu.org/xsoc).

Spartan configuration from a SpartanXL - Mindy K. Sims - Sep 28 9:15:00 2000


Can I use a 3.3V SpartanXL to configure a 5V Spartan? I am mostly concerned
about CCLK and ~PROGRAM pins, but I can't seem to determine from the data
sheet if this is possible.

Mindy K. Sims, Electronics Engineer
Alpha Beta Technologies, Inc.
3112 12th Avenue SW
Huntsville, AL 35805
256-534-9067, 256-534-9069 fax



(You need to be a member of fpga-cpu -- send a blank email to fpga-cpu-subscribe@yahoogroups.com )