Sign in

username:

password:



Not a member?

Search fpga-cpu



Search tips

Subscribe to fpga-cpu



fpga-cpu by Keywords

Altera | CISCifying | IDE | ISA | Java | JHDL | JTAG | LBU | MicroBlaze | PAR | PCI | RISC | SoC | Spartan | Transputers | Verilog | VHDL | Virtex | VLIW | WebPack | Xilinx | Xsoc | YARD-1A

Discussion Groups

Discussion Groups | FPGA-CPU | FW: Discover Altera's Reconfigurable DSP Solutions

This list is for discussion of the design and implementation of field-programmable gate array based processors and integrated systems. It is also for discussion and community support of the XSOC Project (see http://www.fpgacpu.org/xsoc).

FW: Discover Altera's Reconfigurable DSP Solutions - Ricky S. Nite - Sep 4 3:03:00 2002




Altera pushes top-down flow for DSP algorithms
http://www.eedesign.com/news/OEG20020902S0028
By Stephan Ohr <mailto:>
EE Times <http://www.eetimes.com/>
September 2, 2002 (1:53 p.m. EST)

SAN FRANCISCO - Trying to capitalize on the performance edge FPGAs have
shown in some DSP applications, Altera Corp. this week will show
top-down design tools and development platforms designed to streamline
the configuration of programmable logic for DSP algorithm execution. The
company's "Code DSP" initiative uses C code to move DSP designs rapidly
from high-level simulations to specific FPGA implementations. Altera
Homepage <http://www.altera.com/common/template/altera_left.jpg>

<http://www.altera.com/emarketing/images/home.gif Discover Altera's Reconfigurable DSP Solutions

<http://www.altera.com/common/email/forward.jsp?xy=cd9g_dlp>

Today Altera Corporation launched "Code:DSP", a major initiative to
extend FPGAs' reach from multi-channel, high-performance signal
processing functions to a wide range of mainstream digital signal
processing (DSP) -based applications.

Altera's DSP resources include the following:
<http://www.altera.com/common/email/stratix/images/dinbat.gif>
Reconfigurable DSP Solutions Center
<http://www.altera.com/common/email/stratix/images/dinbat.gif>
Integrated software and hardware DSP design flow
<http://www.altera.com/common/email/stratix/images/dinbat.gif>
DSP intellectual property (IP) portfolio with more than 60 pre-optimized
DSP cores
<http://www.altera.com/common/email/stratix/images/dinbat.gif>
DSP training classes

<http://www.altera.com/common/email/forward.jsp?xy=cd9b_dlp _____

As a subscriber to the "Product Announcements/Updates" e-mail
list, we will notify you about product announcements and updates.
Because we respect your privacy, if you feel that you are receiving this
message from Altera in error and no longer wish to subscribe to "Product
Announcements/Updates," simply click
<http://www.altera.com/unsub_cdsp.jsp?f...@VICON-ENGINEERING.COM>
here to unsubscribe.
footer
<http://www.altera.com/common/email/stratix/images/footer_user-4email.gi
f>

Home <http://www.altera.com/index.html?gh=cde_ol> | Products
<http://www.altera.com/products/prd-index.html?gh=cde_ol> | Support
<http://www.altera.com/support/spt-index.html?gh=cde_ol> | System
<http://www.altera.com/solutions/sln-index.html?gh=cde_ol> Solutions |
Education <http://www.altera.com/education/edu-index.html?gh=cde_ol> &
Events | Buy <http://buy.altera.com/ecommerce/> On-Line | Corporate
<http://www.altera.com/corporate/crp-index.html?gh=cde_ol
Copyright © 1995 - 2002 Altera Corporation, 101 Innovation Drive, San
Jose, California 95134, USA.
[Non-text portions of this message have been removed]



(You need to be a member of fpga-cpu -- send a blank email to fpga-cpu-subscribe@yahoogroups.com )