This list is for discussion of the design and implementation of field-programmable gate array based processors and integrated systems. It is also for discussion and community support of the XSOC Project (see http://www.fpgacpu.org/xsoc).
|
Hi All, I'm looking for free vhdl/verilog codes for a 16-bit pipelined CPU with C/C++ complier (no source code for this necessary). Would appreciate very much could anyone provide me such information. Have a nice day, wilton -- _______________________________________________ Get your free email from http://mail.usa.com |
|
|
|
The XSOC/xr16 Kit is a free for non-commercial use (see www.fpgacpu.org/xsoc/LICENSE.html) Verilog 16-bit pipelined CPU with a C compiler. See www.fpgacpu.org/xsoc/index.html. Altera Nios is 16-bits, but the Nios Dev Kit is not free. There are links to a great many other FPGA CPUs at www.fpgacpu.org/links.html. If none of these meet your criteria, please be more specific about what you need. Thanks. Jan Gray, Gray Research LLC |