Sign in

username:

password:



Not a member?

Search fpga-cpu



Search tips

Subscribe to fpga-cpu



fpga-cpu by Keywords

Altera | CISCifying | IDE | ISA | Java | JHDL | JTAG | LBU | MicroBlaze | PAR | PCI | RISC | SoC | Spartan | Transputers | Verilog | VHDL | Virtex | VLIW | WebPack | Xilinx | Xsoc | YARD-1A

Ads

Discussion Groups

Discussion Groups | FPGA-CPU | Bit Stream Arithmetic

This list is for discussion of the design and implementation of field-programmable gate array based processors and integrated systems. It is also for discussion and community support of the XSOC Project (see http://www.fpgacpu.org/xsoc).

Bit Stream Arithmetic - Sagar Sen - Mar 13 3:29:00 2003

Hi Mr. Jan Gray

I'm trying to implement a systolic array on a Virtex FPGA. The number
of inputs is limited, hence I decided to use deterministic bit stream
arithmetic ( IEEE trans on Neural Networks page 1514 (i think May)
2002). Can you help me with information regarding
stochastic/deterministic bit stream arithmetic implementations on
FPGAs?

Thanks,

Sagar



(You need to be a member of fpga-cpu -- send a blank email to fpga-cpu-subscribe@yahoogroups.com )