Sign in

username:

password:



Not a member?

Search fpga-cpu



Search tips

Subscribe to fpga-cpu



fpga-cpu by Keywords

Altera | CISCifying | IDE | ISA | Java | JHDL | JTAG | LBU | MicroBlaze | PAR | PCI | RISC | SoC | Spartan | Transputers | Verilog | VHDL | Virtex | VLIW | WebPack | Xilinx | Xsoc | YARD-1A

Discussion Groups

Discussion Groups | FPGA-CPU | Re: Massive parallel graphic processor using FPGA?

This list is for discussion of the design and implementation of field-programmable gate array based processors and integrated systems. It is also for discussion and community support of the XSOC Project (see http://www.fpgacpu.org/xsoc).

Massive parallel graphic processor using FPGA? - Guillermo Jaquenod - Mar 22 7:45:00 2003


Hello,
For a thesis work, I'm looking for info about massive
parallel graphic processors, to be implemented in a
FPGA.
With actual huge DDRAM, QDRAM, etc.. devices and fast
and high density FPGA devices (some of theem with
quad-port internal RAM) it seems to be reasonable to
design a parametrizable parallel processor. It should
have the abilities to address a 2D pixel area, to
perform arithmetic operations using the pixels values,
and different processors should share some memory
image areas, in the borders of their assigned
processing area.
Any suggestion about books, papers, devices to
analyze, etc., will be welcome.
Thanks
Guillermo

------------
¡Internet GRATIS es Yahoo! Conexión!
Usuario "yahoo", contraseña "yahoo".
Desde Buenos Aires, 4004-1010.
Otras ciudades: http://conexion.yahoo.com.ar/avanzados.html






(You need to be a member of fpga-cpu -- send a blank email to fpga-cpu-subscribe@yahoogroups.com )

Re: Massive parallel graphic processor using FPGA? - Author Unknown - Mar 22 20:08:00 2003

Guillermo:
Yes, this could be done in Xilinx, but still quite expensive.
Maybe less expensive with Spartan3 due soon. VLIW is what you are after.
Trimedia 1500, Motorola Altivec, TI C80 dsp are good things to look at
(breifly). Memory in the FPGA's is still pretty $$.

2D pixel area? What is your target application? Machine Vision? Medical?
Lots of papers from the University of Washington on IEEE, SPIE and ACM.
Patrick
> Hello,
> For a thesis work, I'm looking for info about massive
> parallel graphic processors, to be implemented in a
> FPGA.
> With actual huge DDRAM, QDRAM, etc.. devices and fast
> and high density FPGA devices (some of theem with
> quad-port internal RAM) it seems to be reasonable to
> design a parametrizable parallel processor. It should
> have the abilities to address a 2D pixel area, to
> perform arithmetic operations using the pixels values,
> and different processors should share some memory
> image areas, in the borders of their assigned
> processing area.
> Any suggestion about books, papers, devices to
> analyze, etc., will be welcome.
> Thanks
> Guillermo
>
> ------------
> ¡Internet GRATIS es Yahoo! Conexión!
> Usuario "yahoo", contraseña "yahoo".
> Desde Buenos Aires, 4004-1010.
> Otras ciudades: http://conexion.yahoo.com.ar/avanzados.html
>
> To post a message, send it to:
> To unsubscribe, send a blank message to:
>
>





(You need to be a member of fpga-cpu -- send a blank email to fpga-cpu-subscribe@yahoogroups.com )