Sign in

username:

password:



Not a member?

Search fpga-cpu



Search tips

Subscribe to fpga-cpu



fpga-cpu by Keywords

Altera | CISCifying | IDE | ISA | Java | JHDL | JTAG | LBU | MicroBlaze | PAR | PCI | RISC | SoC | Spartan | Transputers | Verilog | VHDL | Virtex | VLIW | WebPack | Xilinx | Xsoc | YARD-1A

Discussion Groups

Discussion Groups | FPGA-CPU | Re: (unknown)

This list is for discussion of the design and implementation of field-programmable gate array based processors and integrated systems. It is also for discussion and community support of the XSOC Project (see http://www.fpgacpu.org/xsoc).

- steven_berbiers0 - Jul 17 15:05:00 2004


Hello there,

My name is Steven Berbiers, I'm a Belgian college student.

As a final work for next school year, me and a colleague have to build
a tiny linux kernel for a FPGA machine.
We have to synthesize a 32 bit RISC CPU which is capable of running
this linux.

We are currently searching the internet and collecting books on this
topic, however gathering useful information isn't all that simple.
The main problem is to find out which instruction set our machine
should have and how powerful this RISC CPU & linux kernel should be.
uClinux isn't a solution, cause we're not allowed to use it and we
have to integrate a MMU kernel. However I guess this is rather
impossible as this is very hard and considering we have zero experience.

I appreciate if someone could give me a hand in the first steps of
this project. Kind regards,
Steven Berbiers






(You need to be a member of fpga-cpu -- send a blank email to fpga-cpu-subscribe@yahoogroups.com )

Re: (unknown) - Alex Gibson - Jul 20 9:41:00 2004

steven_berbiers0 wrote:

>Hello there,
>
>My name is Steven Berbiers, I'm a Belgian college student.
>
>As a final work for next school year, me and a colleague have to build
>a tiny linux kernel for a FPGA machine.
>We have to synthesize a 32 bit RISC CPU which is capable of running
>this linux.
>
>We are currently searching the internet and collecting books on this
>topic, however gathering useful information isn't all that simple.
>The main problem is to find out which instruction set our machine
>should have and how powerful this RISC CPU & linux kernel should be.
>uClinux isn't a solution, cause we're not allowed to use it and we
>have to integrate a MMU kernel. However I guess this is rather
>impossible as this is very hard and considering we have zero experience.
>
>I appreciate if someone could give me a hand in the first steps of
>this project. >Kind regards,
> Steven Berbiers
>
Have you had a look at xilinx microblaze core or www.opencores.org
On opencores maybe have a look at openrisc.

Confluence may help you as well.
http://www.launchbird.com/
http://www.launchbird.com/products.html

Alex



(You need to be a member of fpga-cpu -- send a blank email to fpga-cpu-subscribe@yahoogroups.com )

Re: (unknown) - Tomasz Sztejka - Jul 21 18:49:00 2004

--- steven_berbiers0 <> wrote: > Hello there,
>
> My name is Steven Berbiers, I'm a Belgian college student.
>
> As a final work for next school year, me and a colleague have to
> build a tiny linux kernel for a FPGA machine.
> We have to synthesize a 32 bit RISC CPU which is capable of running
> this linux.
(...)
Hi,
I think you should consider two options:
1. Make totally your own instruction set tuned to be as simple as
possible what will result in simple and fast hardware;
2. Take and implement some existing architecture;

Once doing 1. you can tune your hardware to be very simple and quite
fast but you will hit the problem of porting GCC back-end, which, if
you won't design your cpu to match GCC architectural assumptions can be
very difficoult. You will have then nice and challenging hardware work
and very unplesant work with porting GCC;

When you choose second way, you should take architecture which _HAS_
working GCC back-end. This option moves most of your work from software
porting to hardware implementation. This is certainly less challenging
but with much more chances to get succes.

regards,
Tomasz Sztejka
http://www.sztejkat.prv.pl
___________________________________________________________ALL-NEW Yahoo! Messenger - sooooo many all-new ways to express yourself http://uk.messenger.yahoo.com


(You need to be a member of fpga-cpu -- send a blank email to fpga-cpu-subscribe@yahoogroups.com )

Re: (unknown) - Author Unknown - Jul 24 5:28:00 2004

Hi all,

On 21-Jul-2004 Tomasz Sztejka wrote:
>
> Once doing 1. you can tune your hardware to be very simple and quite
> fast but you will hit the problem of porting GCC back-end, which, if
> you won't design your cpu to match GCC architectural assumptions can be
> very difficoult. You will have then nice and challenging hardware work
> and very unplesant work with porting GCC; it is not absolutely necessary to port GCC; any C compiler will do.
In my ECO32 project I used LCC, which is very small compared to GCC,
is well documented (Fraser & Hanson book), and uses a back-end generator.
Included are back-end descriptions for a handful of architectures.
Porting the compiler to ECO32 (a 32-bit RISC machine) was done in
about 2 weeks.

Regards,
Hellwig





(You need to be a member of fpga-cpu -- send a blank email to fpga-cpu-subscribe@yahoogroups.com )