Sign in

username:

password:



Not a member?

Search fpga-cpu



Search tips

Subscribe to fpga-cpu



fpga-cpu by Keywords

Altera | CISCifying | IDE | ISA | Java | JHDL | JTAG | LBU | MicroBlaze | PAR | PCI | RISC | SoC | Spartan | Transputers | Verilog | VHDL | Virtex | VLIW | WebPack | Xilinx | Xsoc | YARD-1A

Ads

Discussion Groups

Discussion Groups | FPGA-CPU | Q, interconnections of microblaze

This list is for discussion of the design and implementation of field-programmable gate array based processors and integrated systems. It is also for discussion and community support of the XSOC Project (see http://www.fpgacpu.org/xsoc).

Q, interconnections of microblaze - jaeyoung_hur - Dec 28 10:05:00 2004



hi all

I want to preset the interconnection between microblazes (MB)

For example of MESH interconnection, Consider 4 MBs.

MB1 - MB2 - MB4,
MB1 - MB3 - MB4

Could anyone guide me to preset this interconnection between
microblaze IPs?

Thankyou in advance




(You need to be a member of fpga-cpu -- send a blank email to fpga-cpu-subscribe@yahoogroups.com )