Sign in

username:

password:



Not a member?

Search fpga-cpu



Search tips

Subscribe to fpga-cpu



fpga-cpu by Keywords

Altera | CISCifying | IDE | ISA | Java | JHDL | JTAG | LBU | MicroBlaze | PAR | PCI | RISC | SoC | Spartan | Transputers | Verilog | VHDL | Virtex | VLIW | WebPack | Xilinx | Xsoc | YARD-1A

Discussion Groups

Discussion Groups | FPGA-CPU | Virtex-II released

This list is for discussion of the design and implementation of field-programmable gate array based processors and integrated systems. It is also for discussion and community support of the XSOC Project (see http://www.fpgacpu.org/xsoc).

Virtex-II released - Mike Butts - Jan 15 11:11:00 2001


There's an avalanche of Virtex-II summaries, datasheets and app notes
released today on their web site.

For example, the XC2V6000 has 76K logic cells, 144 18Kbit BlockRAMs,
144 18 by 18 multipliers, and 1104 IOBs.

Start here:
http://www.xilinx.com/xlnx/xil_prodcat_landingpage.jsp
and follow Devices and Virtex-II links.

--Mike





(You need to be a member of fpga-cpu -- send a blank email to fpga-cpu-subscribe@yahoogroups.com )