Sign in
Search fpga-cpu
Subscribe to fpga-cpu
fpga-cpu by Keywords
Altera | CISCifying | IDE | ISA | Java | JHDL | JTAG | LBU | MicroBlaze | PAR | PCI | RISC | SoC | Spartan | Transputers | Verilog | VHDL | Virtex | VLIW | WebPack | Xilinx | Xsoc | YARD-1A
Ads
Discussion Groups
See Also
Discussion Groups | FPGA-CPU | Spartan reconfiguration
This list is for discussion of the design and implementation of field-programmable gate array based processors and integrated systems. It is also for discussion and community support of the XSOC Project (see http://www.fpgacpu.org/xsoc).
Spartan reconfiguration - Rob Finch - Jan 1 8:21:00 2005
|
Is it possible to get the FPGA to reconfigure itself ? (I mean with the same configuration it started with). I have default data in the config for block rams. I'd like to be able to reload this data. Thanks, Rob |
|
|
(You need to be a member of fpga-cpu -- send a blank email to fpga-cpu-subscribe@yahoogroups.com )
Re: Spartan reconfiguration - Kolja Sulimma - Jan 1 9:46:00 2005
|
Pulling down PROGRAM should cause the FPGA to reread the PROM. Kolja Sulimma Rob Finch wrote: >Is it possible to get the FPGA to reconfigure itself ? (I mean with >the same configuration it started with). I have default data in the >config for block rams. I'd like to be able to reload this data. > >Thanks, >Rob > >To post a message, send it to: >To unsubscribe, send a blank message to: >Yahoo! Groups Links |
Stellaris® MCU Family: New Parts, New Package, New Price.
(You need to be a member of fpga-cpu -- send a blank email to fpga-cpu-subscribe@yahoogroups.com )
Re: Spartan reconfiguration - John Kent - Jan 2 3:04:00 2005
|
Many years ago there was a range of FPGA's brought out by a company called Algatronics which allowed direct addressing of the switches in the FPGA array. Xilinx took them over and the design disappeared, although I beleive it is about to re-appear in a new Xilinx FPGA that has 4 separate directly addressable segments. There was a bit of work in self modifying logic some years ago, but I don't think it went any where because the complexity of the place and route software was too complex to be implemented on an FPGA. I think the idea of the new Xilinx parts is to be able to re-configure different sections of the FPGA on the fly, rather than trying to self modifying code. That might not be what you are asking, but I thought it was an interesting offshoot. Bill Carter, Fellow from the Xilinx Research was talking about it in Feb 2004 when he visited Melbourne. http://www.mmv.vic.gov.au/CA256C24000B01F9/All/856F409B76AFC8B7CA256C2200192701?OpenDocument The presentation is available in PDF form on the web page above (if the URL does not wrap around) John. Rob Finch wrote: >Is it possible to get the FPGA to reconfigure itself ? (I mean with >the same configuration it started with). I have default data in the >config for block rams. I'd like to be able to reload this data. > >Thanks, >Rob > -- http://members.optushome.com.au/jekent |
(You need to be a member of fpga-cpu -- send a blank email to fpga-cpu-subscribe@yahoogroups.com )