Sign in

username:

password:



Not a member?

Search fpga-cpu



Search tips

Subscribe to fpga-cpu



fpga-cpu by Keywords

Altera | CISCifying | IDE | ISA | Java | JHDL | JTAG | LBU | MicroBlaze | PAR | PCI | RISC | SoC | Spartan | Transputers | Verilog | VHDL | Virtex | VLIW | WebPack | Xilinx | Xsoc | YARD-1A

Ads

Discussion Groups

Discussion Groups | FPGA-CPU | Missing memory models ?

This list is for discussion of the design and implementation of field-programmable gate array based processors and integrated systems. It is also for discussion and community support of the XSOC Project (see http://www.fpgacpu.org/xsoc).

Missing memory models ? - Author Unknown - Feb 4 15:48:00 2001

Hi all,

I'm a complete beginner at FPGA, but I read Jans paper on his SoC and
it seemed reasonably straightforward. I've bought one of the BurchED
kits so I've got my hands on a (cheap :-) spartan-2, and I thought
I'd give the CPU a go as a first challenge.

I couldn't find the memory models (ram16x16d and RAMB4_S8_S8) used in
the paper. I found a language template for RAMB4_S8_S8 in the Webpack
s/w which seems to match that used in the paper, so I assume that's
ok.

I noticed in a previous post, Jan said he'd update the paper on the
site to include the ram16x16d model. Did he do that, and if he did,
does anyone know where it is ?

TIA,
Simon



(You need to be a member of fpga-cpu -- send a blank email to fpga-cpu-subscribe@yahoogroups.com )