Sign in
Search fpga-cpu
Subscribe to fpga-cpu
fpga-cpu by Keywords
Altera | CISCifying | IDE | ISA | Java | JHDL | JTAG | LBU | MicroBlaze | PAR | PCI | RISC | SoC | Spartan | Transputers | Verilog | VHDL | Virtex | VLIW | WebPack | Xilinx | Xsoc | YARD-1A
Ads
Discussion Groups
Discussion Groups | FPGA-CPU | server programming
This list is for discussion of the design and implementation of field-programmable gate array based processors and integrated systems. It is also for discussion and community support of the XSOC Project (see http://www.fpgacpu.org/xsoc).
server programming - Ashok - Aug 30 14:33:00 2005
I am designing a Server, which receives request on three different port
numbers. I have designed an Embedded System using Xilinx EDK(6.3)
tools. I am using Virtex2Pro P20 chip. I am using Xilkernel as my
operating System and lwip library.
Right now I am able to create a socket , associate that with a port
number and listen on that socket in a Thread. That works fine. But when
I create another socket in a different thread, which is associated with
a different port number. I get an error. Did any body has tried to
implement multiserver using xiliinx devices. Any suggestion in this
will be of great help for me.
Thanks in advance
Ashok
(You need to be a member of fpga-cpu -- send a blank email to fpga-cpu-subscribe@yahoogroups.com )
numbers. I have designed an Embedded System using Xilinx EDK(6.3)
tools. I am using Virtex2Pro P20 chip. I am using Xilkernel as my
operating System and lwip library.
Right now I am able to create a socket , associate that with a port
number and listen on that socket in a Thread. That works fine. But when
I create another socket in a different thread, which is associated with
a different port number. I get an error. Did any body has tried to
implement multiserver using xiliinx devices. Any suggestion in this
will be of great help for me.
Thanks in advance
Ashok
(You need to be a member of fpga-cpu -- send a blank email to fpga-cpu-subscribe@yahoogroups.com )