Sign in

username:

password:



Not a member?

Search fpga-cpu



Search tips

Subscribe to fpga-cpu



fpga-cpu by Keywords

Altera | CISCifying | IDE | ISA | Java | JHDL | JTAG | LBU | MicroBlaze | PAR | PCI | RISC | SoC | Spartan | Transputers | Verilog | VHDL | Virtex | VLIW | WebPack | Xilinx | Xsoc | YARD-1A

Ads

Discussion Groups

Discussion Groups | FPGA-CPU | Re: Query on FPGA testing after configure it.

This list is for discussion of the design and implementation of field-programmable gate array based processors and integrated systems. It is also for discussion and community support of the XSOC Project (see http://www.fpgacpu.org/xsoc).

Re: Query on FPGA testing after configure it. - juendme - Dec 18 23:50:00 2005

The best way to test an FPGA design running on the chip is to use one
of the on-chip analyzers. If you're using Altera's FPGAs, try
SignalTap II
(http://www.altera.com/products/software/products/quartus2/verification/signaltap2/sig-index.html
). If you're using Xilinx chips, use ChipScope Pro
(http://www.xilinx.com/ise/optional_prod/cspro.htm )

Cheers,

Fred --- In fpga-cpu@fpga..., "parag gajjar" <parag.gajjar@v...> wrote:
>
> Helo all.
> Here I have some question regarding testing of FPGA after
configuring it.
>
> Suppose, I successfully implemented my digital design of SOC on FPGA.
> I checked the loaded data in block RAM of FPGA, and it is correct.
> Now, I want to test by giving userdefined programm to that FPGA to
check the
> functionality of loaded design.
> Suppose my design contain UART and I want to check it through
computer, or
> I want to interface any peripheral memory for giving userdefined program
> and want to check output is generated correctly or not ....
>
> So, how I can test this type of application for that FPGA ?
> Is there any additional requirement ?
> May I interface that FPGA device directly to the peripheral circuit
, say on
> PCB ?
>
> If any body know , please reply me soon, with further details if you
have.
>
> Thanks in advance.
> Regards,
> parag. >
> [Non-text portions of this message have been removed]




(You need to be a member of fpga-cpu -- send a blank email to fpga-cpu-subscribe@yahoogroups.com )