Sign in
Search fpga-cpu
Subscribe to fpga-cpu
fpga-cpu by Keywords
Altera | CISCifying | IDE | ISA | Java | JHDL | JTAG | LBU | MicroBlaze | PAR | PCI | RISC | SoC | Spartan | Transputers | Verilog | VHDL | Virtex | VLIW | WebPack | Xilinx | Xsoc | YARD-1A
Ads
Discussion Groups
Discussion Groups | FPGA-CPU | help - creating macros
This list is for discussion of the design and implementation of field-programmable gate array based processors and integrated systems. It is also for discussion and community support of the XSOC Project (see http://www.fpgacpu.org/xsoc).
help - creating macros - harish - Apr 15 13:49:31 2006
Hi guys,
i have a small query. i have a small design and i have to place this
design and compact it to the left most corner of the FPGA. i did this
using the FPGA Editor, by manually placing and routing the whole
design. BTW, i am using a virtex II fpga, (XC2v1000). then i created
a macro by saving the file as a (*.nmc). now i have to place this
macro at the right hand most corner of the FPGA. here comes my
problem and i do not know how to call this created macro n place it
at the right hand most corner of the FPGA. i looked in the xilinx
webpage and dint find answer for it. so guys can some1 help me
this??????
IS there a better way of creating the macro; coz as the design
becomes large it is really hard to do this placement using the FPGA
Editor???it there a file that we kan write to do the placement?????
plz help.
-hari
To post a message, send it to: f...@yahoogroups.com
To unsubscribe, send a blank message to: f...@yahoogroups.com
(You need to be a member of fpga-cpu -- send a blank email to fpga-cpu-subscribe@yahoogroups.com )
i have a small query. i have a small design and i have to place this
design and compact it to the left most corner of the FPGA. i did this
using the FPGA Editor, by manually placing and routing the whole
design. BTW, i am using a virtex II fpga, (XC2v1000). then i created
a macro by saving the file as a (*.nmc). now i have to place this
macro at the right hand most corner of the FPGA. here comes my
problem and i do not know how to call this created macro n place it
at the right hand most corner of the FPGA. i looked in the xilinx
webpage and dint find answer for it. so guys can some1 help me
this??????
IS there a better way of creating the macro; coz as the design
becomes large it is really hard to do this placement using the FPGA
Editor???it there a file that we kan write to do the placement?????
plz help.
-hari
To post a message, send it to: f...@yahoogroups.com
To unsubscribe, send a blank message to: f...@yahoogroups.com
(You need to be a member of fpga-cpu -- send a blank email to fpga-cpu-subscribe@yahoogroups.com )
Re: help - creating macros - Eric Smith - Apr 15 17:20:54 2006
Hari wrote:
> IS there a better way of creating the macro; coz as the design
> becomes large it is really hard to do this placement using the FPGA
> Editor???it there a file that we kan write to do the placement?????
That is more commonly done by developing in structural Verilog or
VHDL, and using "RLOC" attributes to control the relative locations
of FFs and LUTs. This doesn't give you as much control as the FPGA
editor, but it's *much* easier.
Eric
To post a message, send it to: f...@yahoogroups.com
To unsubscribe, send a blank message to: f...@yahoogroups.com
(You need to be a member of fpga-cpu -- send a blank email to fpga-cpu-subscribe@yahoogroups.com )
> IS there a better way of creating the macro; coz as the design
> becomes large it is really hard to do this placement using the FPGA
> Editor???it there a file that we kan write to do the placement?????
That is more commonly done by developing in structural Verilog or
VHDL, and using "RLOC" attributes to control the relative locations
of FFs and LUTs. This doesn't give you as much control as the FPGA
editor, but it's *much* easier.
Eric
To post a message, send it to: f...@yahoogroups.com
To unsubscribe, send a blank message to: f...@yahoogroups.com
(You need to be a member of fpga-cpu -- send a blank email to fpga-cpu-subscribe@yahoogroups.com )