Sign in

username:

password:



Not a member?

Search fpga-cpu



Search tips

Subscribe to fpga-cpu



fpga-cpu by Keywords

Altera | CISCifying | IDE | ISA | Java | JHDL | JTAG | LBU | MicroBlaze | PAR | PCI | RISC | SoC | Spartan | Transputers | Verilog | VHDL | Virtex | VLIW | WebPack | Xilinx | Xsoc | YARD-1A

Ads

Discussion Groups

Discussion Groups | FPGA-CPU | x86 16bit CPU

This list is for discussion of the design and implementation of field-programmable gate array based processors and integrated systems. It is also for discussion and community support of the XSOC Project (see http://www.fpgacpu.org/xsoc).

x86 16bit CPU - N S - Jun 4 21:08:35 2007

One of my graduated student agreed to open his design
under the GPL.

I put the sample code "x86FPGA package" under my web.

http://www.ip-arch.jp/indexe.html
It requires:
sfl2vl (convert SFL to Verilog),
Icarus Verilog,
NASM
and some other UNIX tools to run simulation.

We have ran FreeDOS under Icarus Verilog,
and also we ran a monitor program on ALTERA UP3 FPGA
board.

maybe I sent under the way email, sorry if you have
multiple copies.

Naohiko Shimizu,
IP ARCH, Inc.

____________________________________________________________________________________
Building a website is a piece of cake. Yahoo! Small Business gives you all the tools to get online.
http://smallbusiness.yahoo.com/webhosting

[Non-text portions of this message have been removed]


(You need to be a member of fpga-cpu -- send a blank email to fpga-cpu-subscribe@yahoogroups.com )