Sign in
Search fpga-cpu
Subscribe to fpga-cpu
fpga-cpu by Keywords
Altera | CISCifying | IDE | ISA | Java | JHDL | JTAG | LBU | MicroBlaze | PAR | PCI | RISC | SoC | Spartan | Transputers | Verilog | VHDL | Virtex | VLIW | WebPack | Xilinx | Xsoc | YARD-1A
Ads
Discussion Groups
Discussion Groups | FPGA-CPU | anybody working on Actel's CoreMP7 board?
This list is for discussion of the design and implementation of field-programmable gate array based processors and integrated systems. It is also for discussion and community support of the XSOC Project (see http://www.fpgacpu.org/xsoc).
anybody working on Actel's CoreMP7 board? - manj...@globaledgesoft.com - Jul 3 17:40:02 2007
I have designed actel's CoreMP7 subsystem using CoreConsole and generated a staple file
using liberoIDE tool.
I am able to flash the staple file which i have obtained from the liberoIDE onto FPGA, but its not functioning properly.
Please help me on this.
(You need to be a member of fpga-cpu -- send a blank email to fpga-cpu-subscribe@yahoogroups.com )
I am able to flash the staple file which i have obtained from the liberoIDE onto FPGA, but its not functioning properly.
Please help me on this.
(You need to be a member of fpga-cpu -- send a blank email to fpga-cpu-subscribe@yahoogroups.com )