Sign in
Search fpga-cpu
Subscribe to fpga-cpu
fpga-cpu by Keywords
Altera | CISCifying | IDE | ISA | Java | JHDL | JTAG | LBU | MicroBlaze | PAR | PCI | RISC | SoC | Spartan | Transputers | Verilog | VHDL | Virtex | VLIW | WebPack | Xilinx | Xsoc | YARD-1A
Ads
Discussion Groups
Discussion Groups | FPGA-CPU | digging out
This list is for discussion of the design and implementation of field-programmable gate array based processors and integrated systems. It is also for discussion and community support of the XSOC Project (see http://www.fpgacpu.org/xsoc).
digging out - Jan Gray - Mar 10 2:45:00 2001
|
Just a brief message tonight, more in a day or two. I updated the soc/gr0040 paper with the missing ram16x16d appendix, and built a little kit with the extracted Verilog sources and a trivial testbench and demo that should run under a Verilog simulator. See www.fpgacpu.org/gr/. I also put up the original drafts of the Circuit Cellar articles as one PDF file. It's easier to navigate around and features the (superior) original schematics. See www.fpgacpu.org/xsoc/cc.html. Over the weekend, I'll try to answer the several questions asked here, and in private mail. Sorry for the 'radio silence' -- it's been hectic. Jan Gray, Gray Research LLC |
(You need to be a member of fpga-cpu -- send a blank email to fpga-cpu-subscribe@yahoogroups.com )