Sign in

username:

password:



Not a member?

Search fpga-cpu



Search tips

Subscribe to fpga-cpu



fpga-cpu by Keywords

Altera | CISCifying | IDE | ISA | Java | JHDL | JTAG | LBU | MicroBlaze | PAR | PCI | RISC | SoC | Spartan | Transputers | Verilog | VHDL | Virtex | VLIW | WebPack | Xilinx | Xsoc | YARD-1A

Discussion Groups

Discussion Groups | FPGA-CPU | YARD-1 tools snapshot

This list is for discussion of the design and implementation of field-programmable gate array based processors and integrated systems. It is also for discussion and community support of the XSOC Project (see http://www.fpgacpu.org/xsoc).

YARD-1 tools snapshot - Author Unknown - Mar 20 0:15:00 2001



I'd posted some notes last month on using Spartan-II
Block RAM as variable width dual port initialized RAM;
I've since put together a snapshot of the YARD-1
assembler, linker, and Block RAM code :

ftp://members.aol.com/fpgastuff/snapshot1.zip

Disclaimer:

This code isn't ready for prime time yet.

There are lots of loose ends in the assembler and
core; I'm currently in the middle of another opcode
squish; and, I have yet to start working on the
instruction set verification testbench.

Also note, the Block RAM code doesn't have the
simulation INIT generics installed and working.

There's no S/W documentation yet; see readme.txt
and the various file headers for more info.

Test programs:

The zip file includes a couple of test programs:
"yardbug.asm", a tiny serial debugger; and "hello.asm",
a program which needs no introduction.

Bit file:

If you happen to have an Insight "Spartan-II Demo
Board", I've included a bit file containing the
YARD-1A core, 512 x 32 Block RAM, UART, and 8 bit I/O
ports; it boots into YARDBUG at 19200 baud with the
default 30 MHz osc. on the Insight board.

The bit file is set up for download using serial
slave mode on the JP6 header.

Licensing:

The file "evb.bit" is (C) 2001, B. Davis, to be used for
evaluation purposes only, with no support or warranty.

The core source code ( not included today ) will be
released under the LGPL.

The YARD-1 cross assembler is free software, released
under the same terms as was the original RISC8 assembler
( see the header of yasm.pl ). Other stuff:

See the Xilinx app. note XAPP223 for a tiny UART core.
( used by YARDBUG for the serial console port ) Brian Davis





(You need to be a member of fpga-cpu -- send a blank email to fpga-cpu-subscribe@yahoogroups.com )

Re: YARD-1 tools snapshot - Mike Butts - Mar 20 10:44:00 2001

Thanks for the heads-up on the neat little UART. I wrote a simpler
one for xr16vx, but I'll try this one instead.

--Mike

wrote:
> Other stuff:
>
> See the Xilinx app. note XAPP223 for a tiny UART core.
> ( used by YARDBUG for the serial console port )





(You need to be a member of fpga-cpu -- send a blank email to fpga-cpu-subscribe@yahoogroups.com )