Sign in

username:

password:



Not a member?

Search fpga-cpu



Search tips

Subscribe to fpga-cpu



fpga-cpu by Keywords

Altera | CISCifying | IDE | ISA | Java | JHDL | JTAG | LBU | MicroBlaze | PAR | PCI | RISC | SoC | Spartan | Transputers | Verilog | VHDL | Virtex | VLIW | WebPack | Xilinx | Xsoc | YARD-1A

Ads

Discussion Groups

Discussion Groups | FPGA-CPU | Cypress Samples First 2.5Gbit/sec Programmable PHY

This list is for discussion of the design and implementation of field-programmable gate array based processors and integrated systems. It is also for discussion and community support of the XSOC Project (see http://www.fpgacpu.org/xsoc).

Cypress Samples First 2.5Gbit/sec Programmable PHY - Sean Jensen_Grey - Apr 3 20:16:00 2001


Cypress Semiconductor Corp. today made available samples of the first chip from
its family of programmable serial interface (PSI) backplane chips, claiming it
is the first 2.5Gbit/sec programmable PHY. Cypress' PSI2G100 combines a 2.5
Gbit/sec serial link, 100k gates of programmable logic, and 0.5Mbit of
communications memory, targeting system backplanes across a broad range of
market segments, including InfiniBand. For more...

http://article.ElectronicNews.com/UM/T.ASP?A5.11.225.9.40834604

So now Cypress, Altera and Xilinx do or will have > 1 Gbps links built into
their chips. Nice.

http://www.cypress.com/press/releases/210403.html

http://www.altera.com/corporate/press_box/releases/pr-mercury_ship.html

And the upcoming Xilinx Virtex II Pro





(You need to be a member of fpga-cpu -- send a blank email to fpga-cpu-subscribe@yahoogroups.com )