Sign in
Search fpga-cpu
Subscribe to fpga-cpu
fpga-cpu by Keywords
Altera | CISCifying | IDE | ISA | Java | JHDL | JTAG | LBU | MicroBlaze | PAR | PCI | RISC | SoC | Spartan | Transputers | Verilog | VHDL | Virtex | VLIW | WebPack | Xilinx | Xsoc | YARD-1A
Ads
Discussion Groups
Discussion Groups | FPGA-CPU | XSOCV
This list is for discussion of the design and implementation of field-programmable gate array based processors and integrated systems. It is also for discussion and community support of the XSOC Project (see http://www.fpgacpu.org/xsoc).
XSOCV - Dan Crowl - Apr 24 14:51:00 2000
|
Jan, XSOCV rebuilt and downloaded (from NT4.0) with only one "scare" (execution tight-looped the first time, but I was unable to get a repeat after resetting the xs- board). I've been looking for a freebie-ish Verilog simulator, with no real success. Vbs (Verilog Behavioral Simulator) [ See Attached] is something that might be adapted/extended, but I don't know enough about Verilog to tell, and I haven't yet been able to implement the package under Cygwin to try it); it's clear that the mainstream sees Verilog as a dead issue, as no one seems to be offering new low-cost development platforms. Do you have a MIPS-based RISC-programming book that you can recommend for runtime library (math) development? /Dan ---------------------------------- Daniel M Crowl RETICOM (541) 347-3413 | |||
| |||
|
|
(You need to be a member of fpga-cpu -- send a blank email to fpga-cpu-subscribe@yahoogroups.com )
RE: XSOCV - Jan Gray, Gray Research LLC - May 4 19:35:00 2000
|
> XSOCV rebuilt and downloaded (from NT4.0) with only one "scare"
(execution > tight-looped the first time, but I > was unable to get a repeat after resetting the xs- board). Thanks for the reports. I (and others) have seen that occasionally an xsoc[v] design does not load and run first time with xsload, but works fine on a later attempt. I have not been able to track that down. It must be an error in loading the RAM or configuration bitstream, or in startup (coming out of configuration process). > I've been looking for a freebie-ish Verilog simulator, with no > real success. > Vbs (Verilog > Behavioral Simulator) [ See Attached] is something that might be > adapted/extended, but I don't know enough about Verilog to tell, and I > haven't yet been able to implement the package under Cygwin to try it); > it's clear that the mainstream sees > Verilog as a dead issue, as no one seems to be offering new low-cost > development platforms. I have been remiss in tracking down whether I can redistribute the free Veriwell simulator. I'll look into it RSN. > Do you have a MIPS-based RISC-programming book that you can recommend for > runtime library (math) development? I'm away from my library at the moment. Sweetman's "See MIPS Run" seems like a good reference in general, but I don't recall to what extent it addresses RTL/math development. But take a look at the gcc sources (http://gcc.gnu.org/) which have various math and emulation libraries for various processor targets. Jan Gray Gray Research LLC |
(You need to be a member of fpga-cpu -- send a blank email to fpga-cpu-subscribe@yahoogroups.com )