Sign in
Search fpga-cpu
Subscribe to fpga-cpu
fpga-cpu by Keywords
Altera | CISCifying | IDE | ISA | Java | JHDL | JTAG | LBU | MicroBlaze | PAR | PCI | RISC | SoC | Spartan | Transputers | Verilog | VHDL | Virtex | VLIW | WebPack | Xilinx | Xsoc | YARD-1A
Ads
Discussion Groups
See Also
Discussion Groups | FPGA-CPU | MicroBlaze
This list is for discussion of the design and implementation of field-programmable gate array based processors and integrated systems. It is also for discussion and community support of the XSOC Project (see http://www.fpgacpu.org/xsoc).
MicroBlaze - Mike Butts - Apr 9 10:08:00 2001
|
Jan, thanks for the web-page heads-up on Xilinx MicroBlaze. And congratulations! Your xr16 work clearly showed Xilinx how small and fast a "soft processor" can be. It's obvious to me that you showed the way on this. Thanks! --Mike |
|
|
(You need to be a member of fpga-cpu -- send a blank email to fpga-cpu-subscribe@yahoogroups.com )
RE: MicroBlaze - Jan Gray - Apr 9 10:54:00 2001
|
Thank you very much, Mike. Let us not forget Philip Freidin's seminal RISC4005. It took Xilinx a decade to come to appreciate soft processor cores. > Your xr16 work clearly showed Xilinx > how small and fast a "soft processor" can be. We still have a ways to go. I have a pipelined 32-bit RISC for Virtex/E here that is 'way smaller' than MicroBlaze. Stay tuned. Jan Gray, Gray Research LLC |
|
|
(You need to be a member of fpga-cpu -- send a blank email to fpga-cpu-subscribe@yahoogroups.com )
Re: MicroBlaze - Philip Freidin - Apr 10 4:08:00 2001
|
On Mon, 9 Apr 2001 08:54:37 -0700, Jan wrote: >Thank you very much, Mike. > >Let us not forget Philip Freidin's seminal RISC4005. It took Xilinx a >decade to come to appreciate soft processor cores. > >> Your xr16 work clearly showed Xilinx >> how small and fast a "soft processor" can be. Thanks Jan for the recognition. For those of you who dont know, the RISC4005 was designed in 1991, and fitted into about 140 CLBs in the original 4005 (no dual port RAM or Sync RAM write in those days). So, about 280 LUTs/FFs. Ran at 20MHz in 1991 vintage technology. I would expect that it would run at 200+ MHz in current technology (16 bit ALU, 4 deep pipeline, reg forwarding, 2 delay slots on branch, 1 on mem read). Jan and I have become very good friends, and it started when he worked on the precursor to the XR16. The similarities between the architecture that he developed and the RISC4005 were extensive, and allowed for significant transfer of info in both directions. But, Jan took his design far further than I did. He fleshed out the C compiler, and added a nice simulator. His articles in Circuit Cellar INK, and the forming of this news group, together with his web site demonstrate an energy and enthusiasm far beyond my burnt out condition on this subject. While I might have the stripes for the first CPU implemented in an FPGA, Jan's work is I believe far more significant. Thanks for keeping the flame burning Jan. I was going to write a paragraph or two on microblaze, but I came to my senses. Philip Freidin ================= Philip Freidin |
(You need to be a member of fpga-cpu -- send a blank email to fpga-cpu-subscribe@yahoogroups.com )