Sign in
Search fpga-cpu
Subscribe to fpga-cpu
fpga-cpu by Keywords
Altera | CISCifying | IDE | ISA | Java | JHDL | JTAG | LBU | MicroBlaze | PAR | PCI | RISC | SoC | Spartan | Transputers | Verilog | VHDL | Virtex | VLIW | WebPack | Xilinx | Xsoc | YARD-1A
Ads
Discussion Groups
See Also
Discussion Groups | FPGA-CPU | xr16vx in JHDL: v1.01
This list is for discussion of the design and implementation of field-programmable gate array based processors and integrated systems. It is also for discussion and community support of the XSOC Project (see http://www.fpgacpu.org/xsoc).
xr16vx in JHDL: v1.01 - Mike Butts - Jul 3 23:07:00 2001
|
I've moved xr16vx up to rev 1.01. No changes to the source code. I've fixed some doc errors, like the ones you found (thanks!), and revised the xr16 ISA statements a bit. I also clarified the instructions in the release notes. See: http://www.easystreet.com/~mbutts/xr16vx_jhdl_rnotes.html --Mike |
Stellaris® MCU Family: New Parts, New Package, New Price.
(You need to be a member of fpga-cpu -- send a blank email to fpga-cpu-subscribe@yahoogroups.com )