Sign in
Search fpga-cpu
Subscribe to fpga-cpu
fpga-cpu by Keywords
Altera | CISCifying | IDE | ISA | Java | JHDL | JTAG | LBU | MicroBlaze | PAR | PCI | RISC | SoC | Spartan | Transputers | Verilog | VHDL | Virtex | VLIW | WebPack | Xilinx | Xsoc | YARD-1A
Ads
Discussion Groups
Discussion Groups | FPGA-CPU | Verilog simulator
This list is for discussion of the design and implementation of field-programmable gate array based processors and integrated systems. It is also for discussion and community support of the XSOC Project (see http://www.fpgacpu.org/xsoc).
Verilog simulator - Rob Finch - Aug 19 0:47:00 2000
|
I got the basic design verilog for a simple mpu (24 bit, which works quite nicely) done and I'd like to simulate it, but I figure it to be between 1200-1500 lines of verilog. IE. I probably won't be able to use the veriwell simulator with the 1k limit. I'm willing to pay a small amount (<$100) for a simulator, does anyone have any suggestions ? Thanks Rob |
|
|
(You need to be a member of fpga-cpu -- send a blank email to fpga-cpu-subscribe@yahoogroups.com )
Re: Verilog simulator - Mike Butts - Aug 19 11:16:00 2000
|
http://www.icarus.com/eda/verilog/ (Linux) --Mike On Fri, 18 Aug 2000, you wrote: > I got the basic design verilog for a simple mpu (24 bit, which works > quite nicely) done and I'd like to simulate it, but I figure it to be > between 1200-1500 lines of verilog. IE. I probably won't be able to > use the veriwell simulator with the 1k limit. > I'm willing to pay a small amount (<$100) for a simulator, does > anyone have any suggestions ? > > Thanks > Rob > > To Post a message, send it to: > > To Unsubscribe, send a blank message to: |
(You need to be a member of fpga-cpu -- send a blank email to fpga-cpu-subscribe@yahoogroups.com )