Sign in
Search fpga-cpu
Subscribe to fpga-cpu
fpga-cpu by Keywords
Altera | CISCifying | IDE | ISA | Java | JHDL | JTAG | LBU | MicroBlaze | PAR | PCI | RISC | SoC | Spartan | Transputers | Verilog | VHDL | Virtex | VLIW | WebPack | Xilinx | Xsoc | YARD-1A
Discussion Groups
Discussion Groups | FPGA-CPU | Using XSOC
This list is for discussion of the design and implementation of field-programmable gate array based processors and integrated systems. It is also for discussion and community support of the XSOC Project (see http://www.fpgacpu.org/xsoc).
Using XSOC - Jeffery, Robert - Feb 5 9:58:00 2002
|
Hi Jan. I have been trawling your web site and found it most interesting. I am interested in processor design and have found your site to be the most useful, by far, for amateurs like myself. As you can see from below I work for Mentor graphics in the UK looking after the HDL products, HDL Designer, ModelSim and LeonardoSpectrum. I am always looking for interesting designs for my demos. The XSOC looks really good for this. I would like to ask your permission to use the design for my demos. I won't do anything until I hear from you. I hope in the longer term to come up with my own design but time is rather short at the moment, two young children, so it may take a while. I may also try and convert the Verilog into VHDL as this my language of choice at this time. Keep up the good work and thanks again. Robert. Robert Jeffery. Principal Regional Applications Engineer Mentor Graphics (UK) Ltd <mailto: [Non-text portions of this message have been removed] |
(You need to be a member of fpga-cpu -- send a blank email to fpga-cpu-subscribe@yahoogroups.com )