Sign in

username:

password:



Not a member?

Search lpc2000



Search tips

Subscribe to lpc2000



lpc2000 by Keywords

2106 | ADC | ARM7 | Atmel | Bootloader | CAN | CrossStudio | CrossWorks | DDS | ECos | Ethernet | ETM | FIFO | FLASH | FPGA | GCC | GDB | GNU | GNUARM | GPIO | I2C | IAP | IAR | JTAG | Kickstart | LCD | Linux | LPC | LPC-E2294 | LPC2000 | LPC2100 | LPC2104 | Lpc2106 | Lpc210x | LPC2114 | LPC2119 | LPC2124 | LPC2129 | Lpc2138 | LPC213x | LPC21xx | LPC2210 | LPC2212 | LPC2214 | LPC2292 | LPC2294 | LPC2xxx | LPC3128 | MCB2100 | Olimex | Philips | PWM | Rowley | RTC | RTOS | SPI | SSP | UART | UART0 | UART1 | ULINK | USB | Watchdog | Wiggler

Ads

Discussion Groups

Discussion Groups | LPC2000 | LPC2148, URAT and FIFO interrupts

Discussion group dedicated to the Philips LPC2000 family of ARM MCUs

LPC2148, URAT and FIFO interrupts - Jan Thogersen - Sep 1 6:17:20 2006

Hi all,

I'm playing with the uart fifo's on the LPC2148 and I have some problems
getting the receiver buffer timeout interrupt to work. When I disable
the fifo the interrupt works just fine. I get the interrupt when the
uart have received a new byte. However, when the fifo i on I should get
an interrupt when the receiver times out.
Maybe I haven't enabled the right interrupt...
As far as I know, the processor should invoke an interrupt when the
receiver fifo reached the trigger level, but also if it receives lets
say one byte and then none for a while.
And it's this timeout I'm trying to get. Here is the way that I
initializes the uart: U1IER = U1IER_RBR_Interrupt_Enable;

Thanks in advance!

Regards
Jan



(You need to be a member of lpc2000 -- send a blank email to lpc2000-subscribe@yahoogroups.com )


Re: LPC2148, URAT and FIFO interrupts - l_marmsater - Sep 1 8:37:28 2006

Jan I've been using this for quite some time, with no problems. Here
is the init code snippet:
// Clear and enable FIFO, trig level 8
*(po->Ubase + FCR) = 0x87;
// Enable Rx interrupt
*(po->Ubase + IER) = 0x01;

When I get an Rx interrupt, I first get the IIR and mask with 0x0F.
0x00: Modem Status
0x06: Uart error
0x02: Transmitter FIFO empty
0x0C: Reciever FIFO stale (the one you deon't get)
0x04: Reciever FIFO at trig fill level
I then empty the reveiver FIFO in the ISR (until bit 0 in LSR is no
longer set). If I don't do that I may not get another reciever FIFO
stale interrupt.

Regards,
Lars Marmsater

--- In l...@yahoogroups.com, Jan Thogersen wrote:
>
> Hi all,
>
> I'm playing with the uart fifo's on the LPC2148 and I have some
problems
> getting the receiver buffer timeout interrupt to work. When I
disable
> the fifo the interrupt works just fine. I get the interrupt when
the
> uart have received a new byte. However, when the fifo i on I should
get
> an interrupt when the receiver times out.
> Maybe I haven't enabled the right interrupt...
> As far as I know, the processor should invoke an interrupt when the
> receiver fifo reached the trigger level, but also if it receives
lets
> say one byte and then none for a while.
> And it's this timeout I'm trying to get. Here is the way that I
> initializes the uart: U1IER = U1IER_RBR_Interrupt_Enable;
>
> Thanks in advance!
>
> Regards
> Jan
>



(You need to be a member of lpc2000 -- send a blank email to lpc2000-subscribe@yahoogroups.com )

RFID with LPC2100 - Marko Pavlin - Sep 1 8:59:18 2006

Hello!

Is there any (open) sample code for RFID reader application based on
LPC2100?

Marko



(You need to be a member of lpc2000 -- send a blank email to lpc2000-subscribe@yahoogroups.com )