Sign in
Search lpc2000
Subscribe to lpc2000
lpc2000 by Keywords
2106 | ADC | ARM7 | Atmel | Bootloader | CAN | CrossStudio | CrossWorks | DDS | ECos | Ethernet | ETM | FIFO | FLASH | FPGA | GCC | GDB | GNU | GNUARM | GPIO | I2C | IAP | IAR | JTAG | Kickstart | LCD | Linux | LPC | LPC-E2294 | LPC2000 | LPC2100 | LPC2104 | Lpc2106 | Lpc210x | LPC2114 | LPC2119 | LPC2124 | LPC2129 | Lpc2138 | LPC213x | LPC21xx | LPC2210 | LPC2212 | LPC2214 | LPC2292 | LPC2294 | LPC2xxx | LPC3128 | MCB2100 | Olimex | Philips | PWM | Rowley | RTC | RTOS | SPI | SSP | UART | UART0 | UART1 | ULINK | USB | Watchdog | Wiggler
Ads
Discussion Groups
Discussion Groups | LPC2000 | Re: LPC2400 Dev board
Discussion group dedicated to the Philips LPC2000 family of ARM MCUs
Re: LPC2400 Dev board - pfaf...@fh-hagenberg.at - Sep 11 11:08:31 2007
Hi,
as far as I can see you don't have provided a CLKOUT connection from the LPC24xx to the FPGA. This would be very helpful for synchronous data transfer to/from FPGA. This clk signal should be feed to a pin of the fpga which can be routed to the internal PLL/DLL for a little time shift of the FPGA internal clock with respect to the clk signal the LPC will output at the pin.
This would speed up communication a lot with respect to an asynchronous data port which has to be sync'd in to the FPGA.
Having had a short glance on the user manual of the LPC so far it seems to me that it's possible to have CCLK on the CLKOUT pins all the time after configuring the right register bit. A 72 MHz clk signal seems to be fairly reasonable for the FPGA. You could generate other frequencies by using the PLL/DLL block inside the FPGA in addition.
Markus
(You need to be a member of lpc2000 -- send a blank email to lpc2000-subscribe@yahoogroups.com )
as far as I can see you don't have provided a CLKOUT connection from the LPC24xx to the FPGA. This would be very helpful for synchronous data transfer to/from FPGA. This clk signal should be feed to a pin of the fpga which can be routed to the internal PLL/DLL for a little time shift of the FPGA internal clock with respect to the clk signal the LPC will output at the pin.
This would speed up communication a lot with respect to an asynchronous data port which has to be sync'd in to the FPGA.
Having had a short glance on the user manual of the LPC so far it seems to me that it's possible to have CCLK on the CLKOUT pins all the time after configuring the right register bit. A 72 MHz clk signal seems to be fairly reasonable for the FPGA. You could generate other frequencies by using the PLL/DLL block inside the FPGA in addition.
Markus
(You need to be a member of lpc2000 -- send a blank email to lpc2000-subscribe@yahoogroups.com )