|
hello
Can any one help me in forming instruction BRCLR (with little explain) when using it in test bit 7 (ccf) flag bit in the ADCL register as indication that adc conversion is complete. regards zeyad rezk [Non-text portions of this message have been removed] |
|
|
|
Something like this, maybe: ... REGS equ $1000 CCF equ %10000000 ADCTL equ $30 ... LDX #REGS BRCLR ADCTL,X,CCF,* ;wait for CCF to go high ... ----- Original Message ----- From: zeyad rezk <> To: 68HC11 <> Sent: Friday, May 09, 2003 5:13 PM Subject: [m68HC11] help > hello > Can any one help me in forming instruction BRCLR (with little explain) > when using it in test bit 7 (ccf) flag bit in the ADCL register as > indication that adc conversion is complete. > regards > zeyad rezk |
|
See below. Emmett Redd Ph.D. mailto: Associate Professor (417)836-5221 Department of Physics, Astronomy, and Material Science Southwest Missouri State University Fax (417)836-6226 901 SOUTH NATIONAL Dept (417)836-5131 SPRINGFIELD, MO 65804 USA > -----Original Message----- > From: zeyad rezk [mailto:] > Sent: Friday, May 09, 2003 9:14 AM > To: 68HC11 > Subject: [m68HC11] help > > hello > > Can any one help me in forming instruction BRCLR (with little explain) > when using it in test bit 7 (ccf) flag bit in the ADCL register as > indication that adc conversion is complete. LDX #$1000 ` BRCLR works only with Direct or Indexed addressing. SELF BRCLR $30,X $80 SELF Loop here until CCF (bit 7, $80) is set, that is, BRanch to SELF if bit is CLeaR. This instruction is in the form that AS11 wants. Other assemblers may want another set of commas and spaces; YMMV. > regards > > zeyad rezk > > [Non-text portions of this message have been removed] > ------------------------ Yahoo! Groups Sponsor > > To unsubscribe from this group, send an email to: |
|
|
|
hello,
i wrote a program to a/d converter , but the result in accumualtor A is wrong, can any one help me to correct the mistak LDAA #$20 ; set continuous on channel 1 STAA $1030 LDAA $1039 ; get config register ORAA #$ C0 ; turn A/D on , R-C clock STAA $1039 LDX #$ 1000 ; load index registar x wait BRCLR $30, X $80 wait ;wait for bit 7 is set LDAA $1031 ; get A/D value STOP regards zeyad rezk -------Original Message------- From: Date: 09 مايو, 2003 07:37:16 م To: 68HC11 Subject: [m68HC11] help hello Can any one help me in forming instruction BRCLR (with little explain) when using it in test bit 7 (ccf) flag bit in the ADCL register as indication that adc conversion is complete. regards zeyad rezk [Non-text portions of this message have been removed] Yahoo! Groups Sponsor To unsubscribe from this group, send an email to: Your use of Yahoo! Groups is subject to the Yahoo! Terms of Service. [Non-text portions of this message have been removed] |