Comp.Arch.Embedded interface on EmbeddedRelated.com
Comp.Arch.Embedded is a worldwide Usenet news group that is used to discuss various aspects of Embedded Systems development.
There are 12268 threads in our archives.
You are looking at page 1 of 1227.
The threads with the newest articles are listed first.
Posted by Don Y - 16 minutes ago
Does anyone know which filesystem naming constraints are imposed
in Windows itself vs. the file system layer? Said another way,
which constraints are *invariants* regardless of the filesyste...
Posted by Don Y - 3 hours ago
[I probably should direct this at George... :> ]
I'm writing a command parser. Some set of commands are "common".
But, other instances of the parser are augmented with addit...
Posted by Nobody - 7 hours ago
On Wed, 15 Oct 2014 19:21:11 +0200, Wouter van Ooijen wrote:
> PS I am (in the context of this question) NOT interested in
> - whether a reason is valid (please start a different thread ...
Posted by Wouter van Ooijen - 2 days ago
"Small-chip programmers are better off using C++ instead of C."
Take small-chip as = ...
Posted by Don Y - 2 days ago
What are the most conservative, *practical* expectations I can
make living in x86 real mode: TEXT of 64K and DATA of (disjoint)
64K? BSS in it's own segment? Or, shared with DATA?
Posted by Anand P. Paralkar - 4 days ago
I would like to know if we can use a general purpose (available
off-the-shelf at popular stores) USB to JTAG cable to program a Xilinx
Spartan 3 FPGA or does it *have to be* a c...
Posted by learn - 5 days ago
My target board is wired with Renesas Microcontroller Unit M16C/6N5 Group.
Device M306N5FC. The target board is connected to Renesas E8a Emulator or
debugger. The debugger software that I'm using i...
Posted by pc.ramachandra - 6 days ago
In .run file Internally how to calculate checksum and which address will be
assigned the data.In internal file what is the starting address which data
will be assigned to that data and end of file how...
Posted by pozzugno - 6 days ago
I have a multi-drop two-wires RS485 bus. One node is the master and all
the others are slaves. The master is the only node that is authorized
to initiate a transmission, addressing one slave. T...
Posted by pozzugno - 7 days ago
In the thread above about RS485 driver enable, always originated by me,
some new and interesting (for me) techniques has been descripted to use
a "wide" (32- or 64-bits) hardware up/down...