Sign in

username:

password:



Not a member?

Search Comp.Arch.Embedded



Search tips

embedded by Keywords

68HC11 | 68HC12 | 8051 | 8052 | ARM | ARM7 | Asic | AT91 | AT91RM9200 | Atmel | AVR | AVRStudio | Bootloader | CFP | CompactFlash | Cygnal | Cypress | Dataflash | DSP | eCos | EEPROM | Embedded Linux | Emulator | Endian | Ethernet | Firewire | FPGA | Freescale | GCC | GNUARM | GSM | H8 | HDLC | I2C | Infineon | Interrupts | Java | JTAG | LCD | LED | LPC2000 | MCU | Microchip | MMC | MPLAB | MSP430 | PC104 | PCB | PCI | PCMCIA | PowerPC | Rabbit | RS232 | RS485 | RTOS | SBC | SDRAM | Sensor | SPI | STK500 | UART | UML | USART | USB | Verilog | VHDL | VxWorks | Xilinx

Discussion Groups

VHDL

Comp.Arch.Embedded is a worldwide Usenet news group that is used to discuss various aspects of Embedded Systems development.

We found 189 threads matching "vhdl"

You are looking at page 1 of 5.

The most relevant threads are listed first

Getting started VHDL, VHDL for Dummies, Easy Steps for FPGA experiments

Kutaj Vamor - 05:33 25-09-05
Dear FPGA and VHDL Experts, I am new to FPGA and VHDL. I would like to learn VHDL and start experimenting FPGA. I beleive I learn faster and better by experimenting. What would you recommend for beginners like me to getting started with VHDL and FPGA experimentation ? Which SW (for WinXP an...Getting started VHDL, VHDL for Dummies, Easy Steps for FPGA experiments

Re: need help on a 8051 ip core

Joe - 14:57 27-07-04
jpmcg wrote: > Hi there folks i`m currently doing a msc project and trying to > implement a 8051 ip core and program it using 'C'. Porblem is i cant > find an ip core that will let me use it without having to spend money > on it. As i am a student i cant get my hands on that kind of cash....Re: need help on a 8051 ip core

Basic VHDL Development kit

Tom Lucas - 10:39 02-10-07
Does anybody have any suggestions for a cheap and basic development kit to practice VHDL on? It doesn't need to do much more than toggle a few output pins and I'm happy to make up my own programming leads etc. UK based distributors would be preferred. ...Basic VHDL Development kit

VHDL/Verilog Book Recomendations?

PagCal - 05:19 19-01-06
What would be the best starter book for learning both VHDL and Verilog? As well, the book should talk about design techniques of CPLD's and FPGA's. ...VHDL/Verilog Book Recomendations?

can bus on fpga

mungam - 04:27 09-03-06
Hello, I would like to implement a can bus protocol on a fpga in a way to link a PC and a can bus via a fpga PCI / I/O board. Does anyone has advice or sources in vhdl to do that (I can't download the vhdl sources of the opencores site, the link may be dead). Thank you Adrien ...can bus on fpga

Re: c.hlp

21:28 22-05-07
On May 22, 7:43 pm, ghel...@lycos.com wrote: > On May 22, 8:50 am, thomas....@gmail.com wrote: > > > Hi, > > > I am new to C language programming. I wonder if there is a c.hlp > > reference guide fro ANSI C available on the net that I can download. > > > Thank you. > > ...Re: c.hlp

MIL-STD -1553 bus protocol design help

pshabnavees - 08:14 18-01-07
hi i am doing a project on MIL-STd-1553B. my project is to design and implement the mil-std-1553B bus protocol using VHDL. i could gather only info regarding the protocol concepts but not any design helping topics in VHDL. i would be thankful if someone can help me in guiding me or sugg...MIL-STD -1553 bus protocol design help

I2C master connected and tested with LEON Processor

Pinhas - 06:04 10-08-07
This design uses the open core's I2C master. The core's CPU interface is modified from WISHBONE to AMBA/APB. The latter is done in order to test the core and its new APB interface with LEON processor. LEON is written in VHDL therefor the core's VHDL RTL design is tested. The core also...I2C master connected and tested with LEON Processor

Re: HC11 Transistor Architecture

14:31 02-11-05
Grant Edwards wrote: > Is RTL synthesizable, or is it just for simulation? RTL isn't a specific language, it's a level of abstraction. I'm not sure of a formal definition, but in general it involves defining registers and the data paths and conbinatorial logic that links them. RTL code wo...Re: HC11 Transistor Architecture

Cheapest FPGA board to study VHDL on

samiam - 12:33 18-10-06
Figured this was the place to ask (comp.arch.embedded or comp.arch.fpga) Whats the cheapest board to study VHDL on? Ideally Id like an FPGA based board with a few inputs (dip switches,toggles?), some outputs (parallel or serial connector, some leds) < $100 I am looking on ebay now, and ...Cheapest FPGA board to study VHDL on

What graphical entry/documentation tools?

jamesp - 11:36 08-12-05
Hi, I am a mature student will be doing some complex VHDL and Verilog design work for my course. As well as having to create and test the functionality of the design (in both languages) I want to document how the design is put together and it's complex hierarchy. Is there anything out th...What graphical entry/documentation tools?

VHDL code for 16-32 bit counter for quadrature encoder signals (A-B)

09:03 07-09-04
I'm new to VHDL and I want to learn as with examples. I want to build a 16,24 or 32 bit counter for quadrature encoder signals (ie A,B signals). Can someone help me how to create following functionality in VHDL ? Inputs are (1,2) A, B = A,B quadrature signals (from encoder) ( 3) ID...VHDL code for 16-32 bit counter for quadrature encoder signals (A-B)

VHDL and Verilog - 15 x Contract Engineers Required Urgently - Long Term Contract

Specialist Verilog Engineers Roles - 09:28 27-06-07
My client is an award winning leader in their global field, and looking to expand their broadcast engineering team. If you are an engineer with strong Verilog VHDL experience then we would like to hear from you. C++ and FPGA experience would be a nice to have. If you want to be part of an unriva...VHDL and Verilog - 15 x Contract Engineers Required Urgently - Long Term Contract

Re: Found: The perfect dev board

joe4702 - 11:27 01-10-07
On Sep 28, 5:48 pm, somepr...@yahoo.com wrote: > I think I just found the motherload here.... > > Im a computer scientist whos just beginning to get into EE as a hobby > and have been looking for development boards for quite sometime. Depending on what you are planning to do, you might al...Re: Found: The perfect dev board

Re: c.hlp

12:10 24-05-07
On May 22, 6:29 pm, thomas....@gmail.com wrote: > On May 22, 7:43 pm, ghel...@lycos.com wrote: > > > On May 22, 8:50 am, thomas....@gmail.com wrote: > > > > Hi, > > > > I am new to C language programming. I wonder if there is a c.hlp > > > reference guide fro ANSI C available ...Re: c.hlp

Schematic Edition Tool : Suggestions

Francisco Camarero - 02:10 16-03-04
Hello ! We are an academic institution teaching our students VLSI design, from FPGA to full custom ASIC. We have put great value on teaching VHDL during the past years with very good results from our students. However, we have the impression that these students have difficulties working...Schematic Edition Tool : Suggestions

Re: what is system C.

Hans - 04:51 22-10-06
SystemC is a concurrent (parallel) language similar to languages like VHDL and Verilog whereas C is an untimed sequential language. SystemC doesn't "generate" synthesisable descriptions, for that you need a SystemC synthesis tool like Celoxica's Agility. If you are thinking of using an FPGA...Re: what is system C.

Using Spartan 3e

Manish - 07:50 21-11-06
Hi everyone, Does any one has used Sparan 3e with ise 8.02i??Please help me to learn VHDL.If you have any tutorial then post ...Using Spartan 3e

can't read load memory contents

dartanian - 06:19 23-11-07
Hello there, one of new members around here. I've got a problem while i try to retrieve/pass over some values to memory. I use EDK 9.1 and a system of microblaze, opb bus and opb bram memory. I try to retrieve some values from memory through a vhdl testbench, which is port mapped in the PORT ...can't read load memory contents

Simulating Microblaze Core + C Code + VHDL defined peripherical

Xabier Iturbe - 03:15 23-11-06
Iam designing a system consisting of: Microblaze Core RS232 Uart Lite SPI controller The SPI controller will communicate with an ADC converter placed outside of FPGA. In order to modelize the system, previous to implement it, I have included an VHDL model of the converter. I don=B4t kno...Simulating Microblaze Core + C Code + VHDL defined peripherical

Available: Detailed RISC CPU IP Core Design Documentation

John Gulbrandsen - 12:17 10-04-07
Hello, I have put up an article on our web site that describes a RISC CPU IP Core that was created for one of our clients: http://www.summitsoftconsulting.com/Pic10IpCore.htm The RISC IP Core is instruction-compatible with the Microchip PIC10F200-series of microcontrollers. Full design docu...Available: Detailed RISC CPU IP Core Design Documentation

Re: Emulating a processor

Damiano - 08:35 22-11-05
Hi Gromer Why not to take an approach to vhdl. Instead of emulating you can simulate and even synthesize. If your aim is to better understand how a processor work this may give you a deeper understanding. Also there are numerous processor cores available as open source in vhdl, mainly micr...Re: Emulating a processor

Re: Deja Vu, All Over Again...

paris - 04:43 10-04-04
(snip) > A good example of why coderight (unfortunately) is not more popular > occurred with a large Unix based company I worked for. I did what I > always do, with short edits in vi or emacs, but I take the souce > back to my PC for codewright on serious edits (can't beat the macros). > I...Re: Deja Vu, All Over Again...

RTL for Z8000 series CPU?

ajcrm125 - 14:24 22-12-05
Hey guys, does anyone know where I can get VHDL/Verilog source for the Z8001/Z8002 processor? Thanks for any info! -Adam ajcrm125@gmail.com ...RTL for Z8000 series CPU?

Re: Using EDIF file in XPS

Laurent Gauch - 04:16 20-07-05
Hi Mohsen, Synplify Pro is able to generate output netlist in EDIF / VHDL / Verilog. You have to change your script of Synplify Pro for generating the VHDL output netlist. Otherway, you will need to have an EDIF2VHDL converter. Please contact me, I have written a EDIF2VHDL in perl languag...Re: Using EDIF file in XPS

using C/C++ with microblaze

jeanronald - 15:32 11-11-07
I don't understand the link between my hdl ip and the C code, How can I access a port declared using vhdl using c code. ...using C/C++ with microblaze

32 bit convolution with vhdl

vickey_18 - 08:18 20-02-08
Hello All I am currently working on a design in which I have to perform a 32 bit convolution. Can anyone give any ideas of doing this with maximum parallel processing so device utilization is minimum?? Thank You. ...32 bit convolution with vhdl

Re: Look for a microprocessor trainer

Hans - 03:35 17-09-05
What about making your own board? You can find many free FPGA implementations of 8/16 bits processors on the web. You can buy an FPGA prototype board + development tools for less than $150 (e.g. http://www.terasic.com/english/fpga_01.htm). Some examples: 6809 http://members.optushome.com...Re: Look for a microprocessor trainer

Xilinx VSK (Video Starter Kit)

dakkumar - 01:54 03-09-06
I would like to exchange information on the Xilinx VSK with others using the kit. In particular I have the following observations: A1. The VSK provides no help to people who do not wish to invest in (a) Matlab, (b) Simulink, (c) ISE 8.1, and (d) an MXE version compatible with 8.1. VSK assum...Xilinx VSK (Video Starter Kit)

Re: Smallest system you've ever worked on?

Guy Macon - 15:57 29-04-04
rickman says... > I always wanted to implement a microcoded Forth on this machine. > But I could never get the docs on the microcode. Now it would > be much easier and faster to use an FPGA. _Implementing a Forth Engine Microcontroller on a Xilinx FPGA_ Richard E. Haskell and Darrin M. ...Re: Smallest system you've ever worked on?

Re: FPGA + Microcontroller - HELP

jetmarc - 08:02 22-10-04
> > Does anyone know the price for FPSLICs? (largest ones) > > Devices are fairly cheap ( ...Re: FPGA + Microcontroller - HELP

JTAG implementation

Giovanni - 05:09 06-04-04
Hello everybody. I'm interested in developing a JTAG system using a FPGA programmed in VHDL. Is there some good source on line that can help me in doing that? Where can I found the specification of JTAG standard? Are they free available? ...JTAG implementation

Re: Tiny dual port RAM needed

Eric - 16:59 02-06-05
A $1.00 CPLD from Xilinx or Altera would do the job. You would just have to code up a little VHDL or Verilog to define the dual port ram function. Eric ...Re: Tiny dual port RAM needed

primeview tft lcd

Frank van Eijkelenburg - 06:28 17-03-06
We want to use the primeview tft lcd (PW045XS1). I looked at the datasheet, but it is very summerary. Does anyone know where I can get more information or perhaps example code of how to use this lcd. I have to make my own display controller in vhdl, but example code in C would be also helpfull. ...primeview tft lcd

32 bit uart

athulyapg - 09:40 17-10-07
Hi Im trying to implement an 32bit Uart in cyclone 2 fpga(ep2c8t144). My requirements are as follows: speed: 9600bps In built fifo(depth 8)at transmitter and receiver side. DMA and Modem controller not required. Can anyone help me with a vhdl code. ...32 bit uart

Embedded systems + VHDL on FPGA home project

cloud9ine - 08:35 24-07-07
My hello to all members out there. I have great interest in embedded systems and networking, and have worked on an 8051-based platform for over 2 years as part of my Master's research (C programming). Unfortunately, my job (first job ever) doesn't have anything to do with embedded so I want to st...Embedded systems + VHDL on FPGA home project

Re: Bitstream programming

17:15 02-01-07
Hi Quad, Most parts of the Xilinx toolchain are command line based. You'll probably find that you can do most of your wishes out of the box. About the LUTs, if all else fails you can always programmatically generate VHDL code to instantiate and wire them, and then call the tools to implement...Re: Bitstream programming

AHB and APB generator

beky4kr@gmail.com - 02:08 03-05-08
Hi I started a free project to create an easy AHB and APB masters in VHDL. Need help to test it and improve it. Thanks, The project is at http://bknpk.no-ip.biz/LEON/AHB_APB_leon/AHB_APB_leon.html ...AHB and APB generator

Re: Forget those tiny controllers...

Alan Myler - 05:57 16-02-06
Frank Bemelman wrote: > http://www.cs.pdx.edu/~harry/Relay/index.html > Yeah yeah, but does it have gcc crosscompiler support? And is there a vhdl model available for download and will the logic fit into an Fpga? Amazing feat of engineering, well done that man. ...Re: Forget those tiny controllers...

Various CPU architecture overview

Eric - 13:38 11-10-05
Hello all, Is there a website or paper that decribes various CPU architectures (i.e. 80x86, 8051, MIPS, ARM...)? I'm looking for pros & cons of various different architectures. I'm planning on coding up my own CPU in VHDL and I want to do a little research before I pick and architecture. ...Various CPU architecture overview
| 1 | 2 | 3 | 4 | 5 | next