Sign in

username:

password:



Not a member?

Search Comp.Arch.Embedded



Search tips

embedded by Keywords

68HC11 | 68HC12 | 8051 | 8052 | ARM | ARM7 | Asic | AT91 | AT91RM9200 | Atmel | AVR | AVRStudio | Bootloader | CFP | CompactFlash | Cygnal | Cypress | Dataflash | DSP | eCos | EEPROM | Embedded Linux | Emulator | Endian | Ethernet | Firewire | FPGA | Freescale | GCC | GNUARM | GSM | H8 | HDLC | I2C | Infineon | Interrupts | Java | JTAG | LCD | LED | LPC2000 | MCU | Microchip | MMC | MPLAB | MSP430 | PC104 | PCB | PCI | PCMCIA | PowerPC | Rabbit | RS232 | RS485 | RTOS | SBC | SDRAM | Sensor | SPI | STK500 | UART | UML | USART | USB | Verilog | VHDL | VxWorks | Xilinx

Ads

Discussion Groups

Discussion Groups | Comp.Arch.Embedded | Netsilicon - Net + 50 hardware prob

There are 1 messages in this thread.

You are currently looking at messages 0 to 1.

Netsilicon - Net + 50 hardware prob - bdutta - 08:42 23-06-08

Hi All,
I am facing problem when debugging Net+50 board (developed by us).
It is showing download ok. but prog not running perfectly. It is going to
exception vector add.
But the same prog running on Demo board. In our board we are using SRAM
(128K X 16). I had made nec. modification for SRAM in MMCR & CSBAR. It is
not going to reset_handler routine after reset.

Is this prob due to the size of RAM?