68HC11 | 68HC12 | 8051 | 8052 | ARM | ARM7 | Asic | AT91 | AT91RM9200 | Atmel | AVR | AVRStudio | Bootloader | CFP | CompactFlash | Cygnal | Cypress | Dataflash | DSP | eCos | EEPROM | Embedded Linux | Emulator | Endian | Ethernet | Firewire | FPGA | Freescale | GCC | GNUARM | GSM | H8 | HDLC | I2C | Infineon | Interrupts | Java | JTAG | LCD | LED | LPC2000 | MCU | Microchip | MMC | MPLAB | MSP430 | PC104 | PCB | PCI | PCMCIA | PowerPC | Rabbit | RS232 | RS485 | RTOS | SBC | SDRAM | Sensor | SPI | STK500 | UART | UML | USART | USB | Verilog | VHDL | VxWorks | Xilinx

Hi to all,thank you for dedicating me a bit of your time.

I'm trying to modify a program that i "inherited", it was done for a similar 
project,where the c8051 acts  as a I2C slave;

reading the code i saw that in the I2C section done by the SMBus no mention 
is done to clock stretching.

In this case and similar does it means that clock stretching is 
automatically managed by the SMBus section? Or simply that once I2C 
interrupt is started the processor must dedicate to complete the transfer 
without wasting time in other operations so that no clock stretching is 
needed?

It is more a curiosity than a need

Thanks to you all

Diego
Milan,Italy