Sign in

username:

password:



Not a member?

Search Comp.Arch.Embedded



Search tips

embedded by Keywords

68HC11 | 68HC12 | 8051 | 8052 | ARM | ARM7 | Asic | AT91 | AT91RM9200 | Atmel | AVR | AVRStudio | Bootloader | CFP | CompactFlash | Cygnal | Cypress | Dataflash | DSP | eCos | EEPROM | Embedded Linux | Emulator | Endian | Ethernet | Firewire | FPGA | Freescale | GCC | GNUARM | GSM | H8 | HDLC | I2C | Infineon | Interrupts | Java | JTAG | LCD | LED | LPC2000 | MCU | Microchip | MMC | MPLAB | MSP430 | PC104 | PCB | PCI | PCMCIA | PowerPC | Rabbit | RS232 | RS485 | RTOS | SBC | SDRAM | Sensor | SPI | STK500 | UART | UML | USART | USB | Verilog | VHDL | VxWorks | Xilinx

Ads

Discussion Groups

Discussion Groups | Comp.Arch.Embedded | max. number of mapped spaces for ARM 926ES

There are 1 messages in this thread.

You are currently looking at messages 0 to 1.

max. number of mapped spaces for ARM 926ES - Martinfnp - 10:43 22-07-08

Please, does anybody knows what's the limit of memory mapped regions
for cache through CP15 in ARM 926EJ-S? Where do I find that info
usually? I do not see that in user's manual and also I cannot read
back that info or see it like in PowerPC through DBAT-IBAT registers.
Thanks.