



# FreeRTOS

...What's new in the FreeRTOS project

Richard Barry  
Founder, FreeRTOS Project  
Principal Engineer, AWS IoT

© 2019, Amazon Web Services, Inc. or its Affiliates. All rights reserved.



# Agenda

The FreeRTOS Kernel

Amazon FreeRTOS

New Ecosystem Projects


New Architecture Ports

**FreeRTOS—Open source real time kernel**



**is everywhere...**

# FreeRTOS downloads per month over 15 years




© 2019, Amazon Web Services, Inc. or its Affiliates. All rights reserved.



2018

2017

2016




© 2019, Amazon Web Services, Inc. or its Affiliates. All rights reserved.



2018

2017

2016




© 2019, Amazon Web Services, Inc. or its Affiliates. All rights reserved.



# Use Cases




# Amazon FreeRTOS



© 2019, Amazon Web Services, Inc. or its Affiliates. All rights reserved.



# Amazon FreeRTOS




# New Ecosystem Products

© 2019, Amazon Web Services, Inc. or its Affiliates. All rights reserved. Amazon Confidential and Trademark




# Percepio Device Firmware Monitor™




© 2019, Amazon Web Services, Inc. or its Affiliates. All rights reserved.



# Percepio Device Firmware Monitor™



# SEGGER Driven Remote Development



© 2019, Amazon Web Services, Inc. or its Affiliates. All rights reserved.




# New Architecture Ports

FreeRTOS Kernel V10.2.0

© 2019, Amazon Web Services, Inc. or its Affiliates. All rights reserved. Amazon Confidential and Trademark



# ARMv8-M (Cortex-M33)



The screenshot shows the Keil µVision IDE interface. The title bar indicates the project is located at C:\temp\1020\FreeRTOSv10.2.0\FreeRTOS\Demo\CORTEX\_MPUM33F\_Simulator\_Keil\_GCC\NonSecure\FreeRTOSDemo\_ns.uvprojx - µVision. The menu bar includes File, Edit, View, Project, Flash, Debug, Peripherals, Tools, SVCS, Window, and Help. The toolbar contains various icons for file operations and debugging. The Project Explorer on the left shows a workspace with two projects: "Project: FreeRTOSDemo\_s" and "Project: FreeRTOSDemo\_ns". The main editor window displays the file "main\_s.c" with the following code:

```
46 /*
47 *   Instructions to Build and Run:
48 *   - The Keil multi-project workspace FreeRTOSDemo.uvmpw contains projects for
49 *     both the secure project, and non secure project.
50 *   - Set the FreeRTOSDemo_s project as Active - Right click on
51 *     "Project: FreeRTOSDemo_s" and select "Set as Active Project".
52 *   - Build the FreeRTOSDemo_s project using "Project --> Build" or by pressing
53 *     "F7".
54 *   - Set the FreeRTOSDemo_ns project as Active - Right click on
55 *     "Project: FreeRTOSDemo_ns" and select "Set as Active Project".
56 *   - Build the FreeRTOSDemo_ns project using "Project --> Build" or by
57 *     pressing "F7".
58 *   - Start Debug Session using "Debug -> Start/Stop Debug Session" or by
59 *     pressing "Ctrl+F5".
60 */
61
62
63 /* Secure main() */
64 int main( void )
65 {
66     /* Boot the non-secure code. */
67     BootNonSecure( mainNONSECURE_APP_START_ADDRESS );
68
69     /* Non-secure software does not return. this code is not executed. */

```

# RISC-V

© 2019, Amazon Web Services, Inc. or its Affiliates. All rights reserved.





# RISC-V ISA & Foundation Overview

Rick O'Connor, Executive Director

[rickoco@riscv.org](mailto:rickoco@riscv.org)

<http://www.riscv.org>




## RISC-V Ecosystem Growth



# Dec 2018 Summit / Ecosystem Growth

## RISC-V Summit Dec 2018

- over **1000** registered attendees
- ~ **2X** the attendance of the Milpitas Workshop in Dec 2017
- ~ **250** abstracts submitted
- **59** sessions including keynotes, tutorials and 3 tracks
- **29** exhibitors





## RISC-V Foundation Growth History

September 2015 to February 2019



February 2019

RISC-V Foundation

20



# RISC-V® Foundation: 200+ Members





**So what's all the fuss about?**

**Its just an ISA right?**

**How did we get here?**




## RISC-V Background

- Started as a research project at UC Berkeley in 2010 and resulted in the release of the base user spec in May, 2014
  - many tapeouts and several research publications along the way
- The name RISC-V (pronounced *risk-five*), was chosen to represent the fifth major RISC ISA design effort at UC Berkeley
  - RISC-I, RISC-II, SOAR, and SPUR were the first four projects with the original RISC-I publications dating back to 1981
- In August 2015, articles of incorporation were filed to create a non-profit RISC-V Foundation to govern the ISA



## Most CPU chips are SoCs with many ISAs

- Applications processor
- Graphics processors
- Image processors
- Radio DSPs
- Audio DSPs
- Security processors
- Power-management processor
- ....



NVIDIA Tegra SoC

- Apps processor ISA too large for base accelerator ISA
- IP bought from different places, each proprietary ISA
- Home-grown ISA cores
- Over a dozen ISAs on some SoCs – each with unique software stack



## Why so Many ISAs?

Do we need all these different ISAs?

Must they be proprietary?

*What if there was one free and open ISA everyone could use for everything?*



# What's Different about RISC-V?

- **Simple**
  - Far smaller than other commercial ISAs
- **Clean-slate design**
  - Clear separation between user and privileged ISA
  - Avoids μarchitecture or technology-dependent features
- A **modular** ISA
  - Small standard base ISA
  - Multiple standard extensions
- Designed for **extensibility/specialization**
  - Variable-length instruction encoding
  - Vast opcode space available for instruction-set extensions
- **Stable**
  - Base and standard extensions are frozen
  - Additions via optional extensions, not new versions



## Summary

- The free and open RISC-V ISA is enabling a new innovation frontier across all computing devices
- Strong Industry Support
  - ~200+ members; Broad commercial and academic interest
- RISC-V Twitter [@risc\\_v](http://twitter.com/risc_v)
- RISC-V LinkedIn Page
  - <http://www.linkedin.com/company/risc-v-foundation>
- RISC-V mail lists / groups
  - <https://riscv.org/mailing-lists/>

# FreeRTOS on RISC-V

© 2019, Amazon Web Services, Inc. or its Affiliates. All rights reserved. Amazon Confidential and Trademark



# RISC-V examples in FreeRTOS V10.2.0

Pre-configured examples:

- QEMU sifive\_e model using Freedom Studio
- Microsemi/Future Electronics M2GL025-Creative-Board using SoftConsole
- VEGAboard using vanilla Eclipse (<https://www.open-isa.org>)

FreeRTOS RISC-V specifics:

- Including the source files
- Setting the assembler's include file
- Set configCLINT\_BASE\_ADDRESS
- #define portasmHANDLE\_INTERRUPT
- Install the FreeRTOS trap handler

# Thank You!

[www.FreeRTOS.org](http://www.FreeRTOS.org)

[aws.amazon.com/freertos](http://aws.amazon.com/freertos)

Download, share and support

[opensource.amazon.com/enterprise-oss-book](http://opensource.amazon.com/enterprise-oss-book)

@AWSOpen | [opensource.amazon.com](http://opensource.amazon.com) | [aws.github.io](http://aws.github.io)

© 2019, Amazon Web Services, Inc. or its Affiliates. All rights reserved.

