<?xml version="1.0" encoding="utf-8" ?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
<channel>
<title>Ivan Cibrario Bertolotti Blog on EmbeddedRelated.com</title>
<link>https://www.embeddedrelated.com/blogs-1/nf/Ivan_Cibrario_Bertolotti.php</link>
<description><![CDATA[RSS Feed for Ivan Cibrario Bertolotti Blog on EmbeddedRelated.com]]></description>
<image><title>Ivan Cibrario Bertolotti Blog on EmbeddedRelated.com</title>
<link>https://www.embeddedrelated.com/blogs-1/nf/Ivan_Cibrario_Bertolotti.php</link>
<url>https://d23s79tivgl8me.cloudfront.net/user/profilepictures/109815.jpg</url>
</image>
<atom:link href="https://www.embeddedrelated.com/blogs_rss.php?bloggerid=109815" rel="self" type="application/rss+xml"></atom:link>
<language>en-US</language>
<lastBuildDate>Mon, 16 Mar 2026 18:26:54 +0000</lastBuildDate>
<pubDate>1773685614</pubDate>
<item>
<title>Cortex-M Exception Handling (Part 2)</title>
<link>https://www.embeddedrelated.com/showarticle/912.php</link>
<description><![CDATA[<p>The first part of this article&nbsp;described the conditions for an exception request to be accepted by a Cortex-M&nbsp;processor, mainly concerning the relationship of its priority with respect to the current execution priority. This part&nbsp;will describe instead what happens after an exception request is accepted and becomes active.
</p>
PROCESSOR OPERATION AND PRIVILEGE MODE
<p style="text-align:...]]></description>
<pubDate>Mon, 01 Feb 2016 16:39:47 +0000</pubDate>
<author>Ivan Cibrario Bertolotti</author>
</item>
<item>
<title>Cortex-M Exception Handling (Part 1)</title>
<link>https://www.embeddedrelated.com/showarticle/878.php</link>
<description><![CDATA[<p style="text-align: justify;" rel="text-align: justify;">This article&nbsp;describes how Cortex-M processors handle&nbsp;interrupts and, more generally, exceptions, a concept that plays a central role in the design and implementation of most embedded systems. The main reason of discussing this topic in detail is that, in the past few years, the degree of sophistication (and complexity) of microcontrollers in handling interrupts steadily increased,...]]></description>
<pubDate>Sat, 28 Nov 2015 19:58:08 +0000</pubDate>
<author>Ivan Cibrario Bertolotti</author>
</item>
</channel>
</rss>