Digital Signal Processing with Field Programmable Gate Arrays (Signals and Communication Technology)
Field-Programmable Gate Arrays (FPGAs) are revolutionizing digital signal processing. The efficient implementation of front-end digital signal processing algorithms is the main goal of this book. It starts with an overview of today's FPGA technology, devices and tools for designing state-of-the-art DSP systems. A case study in the first chapter is the basis for more than 40 design examples throughout. The following chapters deal with computer arithmetic concepts, theory and the implementation of FIR and IIR filters, multirate digital signal processing systems, DFT and FFT algorithms, advanced algorithms with high future potential, and adaptive filters. Each chapter contains exercises. The VERILOG source code and a glossary are given in the appendices. This new edition incorporates
- Over 10 new system level case studies designed in VHDL and Verilog
- A new chapter on image and video processing
- An Altera Quartus update and new Model Sim simulations
- Xilinx Atlys board and ISIM simulation support
- Signed fixed point and floating point IEEE library examples
- An overview on parallel all-pass IIR filter design
- ICA and PCA system level designs
- Speech and audio coding for MP3 and ADPCM
Why Read This Book
You will learn how to turn DSP algorithms into high-performance, resource-efficient FPGA implementations using a hands-on, example-driven approach. The book gives practical Verilog source, a running case study, and design recipes for FIR/IIR filters, FFTs, multirate systems and adaptive filters so you can deploy real-time signal processing on modern FPGA platforms.
Who Will Benefit
FPGA/DSP engineers, firmware developers, and advanced students who need to implement high-throughput signal-processing algorithms in hardware for communications, instrumentation, or edge IoT devices.
Level: Advanced — Prerequisites: Undergraduate-level DSP (signals, filtering, Fourier methods), basic digital logic and hardware description language familiarity (Verilog or VHDL), and working knowledge of fixed-point arithmetic and linear algebra.
Key Takeaways
- Implement efficient FIR and IIR filter architectures in Verilog and map them to FPGA fabric
- Design and optimize DFT/FFT hardware cores and multirate/polyphase filter structures for throughput and resource use
- Apply fixed-point/computer-arithmetic techniques to preserve numerical accuracy while minimizing area and power
- Build and tune adaptive filters (e.g., LMS variants) on FPGA for real-time applications
- Use FPGA toolchains and verification flows (simulation, synthesis, timing) to move designs from model to prototype
Topics Covered
- 1. Introduction and FPGA Technology Overview — devices, architectures, and toolchains
- 2. Case Study: System Requirements and Top-Level Design
- 3. Computer Arithmetic for FPGA DSP — fixed-point, wordlength, and number formats
- 4. FIR Filter Theory and Hardware Implementation
- 5. IIR Filters and Stable Hardware Realizations
- 6. Multirate Digital Signal Processing and Polyphase Structures
- 7. DFT and FFT Algorithms: Radix Implementations and Hardware Mapping
- 8. Advanced and Emerging Algorithms for FPGA DSP
- 9. Adaptive Filters and Real-Time Implementation
- 10. Design Examples and Implementation Notes (40+ worked examples)
- 11. Verification, Testing, and Performance Optimization
- Appendix A: Verilog Source Code and Coding Guidelines
- Appendix B: Glossary and Reference Materials
Languages, Platforms & Tools
How It Compares
Compared with Roger Woods et al.'s 'FPGA-based Implementation of Signal Processing Systems', Meyer-Baese is more Verilog- and example-focused with a larger set of worked DSP implementations; compared to introductory FPGA prototyping books (e.g., Pong P. Chu), it is much more DSP-centric and mathematically detailed.
Related Books
