EmbeddedRelated.com
    Parts    ASE-24.000MHZ-L-C-T
ASE-24.000MHZ-L-C-T

ASE-24.000MHZ-L-C-T

Abracon LLC
24 MHz XO (Standard) CMOS Oscillator 3.3V Enable/Disable 4-SMD, No Lead
Active19,741 in stock
Datasheet Digi-Key Compare Prices

Overview

The ASE-24.000MHZ-L-C-T is a 3.3V surface-mount crystal oscillator (XO) from Abracon, designed to provide a stable 24 MHz clock signal for digital circuits. Housed in a standard 3.2mm x 2.5mm package, it features CMOS output levels and an enable/disable function for power management. This component is rated for industrial temperature ranges from -40C to +85C.

Why Choose This Part

This oscillator offers a compact footprint (3.2mm x 2.5mm) that saves significant PCB space compared to larger 5x7mm cans. Its 3.3V operation and CMOS output ensure direct compatibility with modern low-voltage logic families, while the tri-state enable/disable pin simplifies power-down modes and testing.

Applications

Microcontroller Clocking
Provides a reliable external clock source for MCUs requiring a 24 MHz fundamental frequency for internal PLLs or USB peripherals.
Ethernet PHYs
Used to drive the reference clock input for networking ICs and communication controllers.
Embedded Systems
Ideal for general-purpose timing in industrial control systems and consumer electronics requiring +/-50ppm stability.

Key Specifications

Type XO (Standard)
Output CMOS
Function Enable/Disable
Frequency 24 MHz
Mounting Type Surface Mount
Base Resonator Crystal
Package / Case 4-SMD, No Lead
Size / Dimension 0.126" L x 0.098" W (3.20mm x 2.50mm)
Voltage - Supply 3.3V
Frequency Stability +/-50ppm
Height - Seated (Max) 0.047" (1.20mm)
Operating Temperature -40degC ~ 85degC
Current - Supply (Max) 13mA
Supplier Device Package 4-SMD (3.2x2.5)

Getting Started

To use this oscillator, provide a stable 3.3V supply to Pin 4 and ground Pin 2. Connect Pin 3 (Output) to your target IC using a series termination resistor if signal integrity issues occur, and ensure Pin 1 (Enable) is pulled high to activate the output. Place a 0.01uF to 0.1uF ceramic bypass capacitor as close as possible to the VDD pin for noise suppression.