EmbeddedRelated.com
The 2026 Embedded Online Conference
ATF1504ASL-25AU100

MCHPATF1504ASL-25AU100

Microchip Technology
CPLD - Complex Programmable Logic Devices CPLD 64 MACROCELL w/ISP STD PWR 5V
215 in stock

Overview

The ATF1504ASL-25AU100 is a high-performance, 5V complex programmable logic device (CPLD) utilizing Microchip's high-density EEPROM technology. It features 64 macrocells and provides a 25 ns maximum propagation delay with advanced power management options, including a 10 uA standby current mode. This device is designed for 5V systems requiring in-system programmability (ISP) and flexible logic routing.

Why Choose This Part

This CPLD offers 5V native operation which eliminates the need for level shifters in older system architectures. Its in-system programmability via JTAG and 10,000 minimum erase/write cycles facilitate easy firmware updates and rapid prototyping. Additionally, the device supports IEEE 1149.1 boundary-scan testing to simplify board-level debugging and manufacturing test coverage.

Applications

Legacy 5V Logic Integration
Consolidating multiple 74-series logic gates and buffers into a single chip for older 5V industrial systems.
Interface Bridging
Acting as a hardware bridge between legacy peripherals and modern controllers that require 5V tolerant I/O.
Power-Sensitive Control Logic
Implementing state machines in battery-operated or green-energy devices using the low 10 uA power-down current.
PCI Bus Interfacing
Utilizing the PCI-compliant electrical characteristics for bus arbitration or address decoding in legacy PC hardware.

Key Specifications

Mounting Type Surface Mount
Number of I/O 64
Package / Case 100-TQFP
Programmable Type In System Programmable (min 10K program/erase cycles)
Number of Macrocells 64
Delay Time tpd(1) Max 25 ns
Operating Temperature -40degC ~ 85degC (TA)
Supplier Device Package 100-TQFP (14x14)
Voltage Supply - Internal 4.5V ~ 5.5V

Getting Started

Programming is performed via the JTAG interface using Microchip's ATF15xx family ISP software and a compatible JTAG programmer. Hardware designers should refer to the 100-TQFP footprint requirements and ensure proper decoupling of the 4.5V to 5.5V supply rails. Logic designs can be developed using standard HDL or schematic entry tools that support the ATF15xx series.

ATF1504ASL-25 Family

Comparing specs that differ across variants. The current part is highlighted.

Part Number I/O Pins Package Stock
ATF1504ASL-25AU100 (this part) 64 TQFP-100 215
ATF1504ASL-25AU44 32 TQFP-44 337
The 2026 Embedded Online Conference