EmbeddedRelated.com
CDCE906PW

TICDCE906PW

Texas Instruments
PLL Frequency Synthesizer IC 167MHz 1 20-TSSOP (0.173", 4.40mm Width)
Active295 in stock

Overview

The CDCE906PW is a high-performance, user-programmable PLL-based clock synthesizer and multiplier capable of generating up to six LVCMOS outputs from a single crystal or clock input. It features an integrated EEPROM for storing configuration settings and supports frequencies up to 167 MHz with a 0-ppm output clock error. The device is specifically designed to generate precise video and audio system clocks for various sampling frequencies.

Why Choose This Part

The CDCE906PW offers 0-ppm frequency accuracy across multiple outputs, ensuring perfect synchronization in audio-visual timing applications. Its in-circuit programmability via SMBus and built-in EEPROM allow for field updates and multi-configuration storage without high-voltage programming requirements. The 6x6 output switching matrix provides exceptional routing flexibility for complex PCB layouts.

Applications

Professional Video Equipment
Generates precise 27 MHz or 54 MHz video clocks for broadcast and editing hardware.
Digital Audio Systems
Synthesizes master clocks for multiple audio sampling frequencies including 44.1 kHz, 48 kHz, and 96 kHz.
Consumer Electronics
Acts as a centralized clock generator for media players and set-top boxes requiring multiple synchronized frequencies.

Key Specifications

PLL Yes with Bypass
Type PLL Frequency Synthesizer
Input LVCMOS, Crystal
Output LVCMOS
Mounting Type Surface Mount
Package / Case 20-TSSOP (0.173", 4.40mm Width)
Frequency - Max 167MHz
Voltage - Supply 3V ~ 3.6V
Divider/Multiplier Yes/Yes
Number of Circuits 1
Ratio - Input:Output 1:6
Operating Temperature 0degC ~ 70degC
Supplier Device Package 20-TSSOP
Differential - Input:Output Yes/No

Getting Started

Configuration is performed via the SMBus interface using a standard I2C-compatible controller. Engineers should use Texas Instruments Pro-Clock software to calculate PLL divider ratios and generate the register map for the internal EEPROM. Evaluation is typically conducted using the CDCE906PERFEVM evaluation module to verify jitter performance and output levels before final PCB layout.