EmbeddedRelated.com
The 2026 Embedded Online Conference
    Parts   Memory & Storage  SRAM    CY7C1372KV33-167AXI
CY7C1372KV33-167AXI

IFXCY7C1372KV33-167AXI

Infineon Technologies
SRAM - Synchronous, SDR Memory IC 18Mbit Parallel 167 MHz 3.4 ns 100-TQFP (14x20)
Active448 in stock
Datasheet Digi-Key Compare Prices

Overview

The CY7C1372KV33-167AXI is an 18Mbit synchronous NoBL (No Bus Latency) SRAM designed to provide high-speed memory access for high-performance networking and computing applications. Operating at 167 MHz with a 3.4 ns access time, it utilizes a 1M x 18 configuration to eliminate the wait states normally required during bus turnaround. This device is optimized for 3.3V systems and includes an integrated JTAG boundary scan for board-level testing.

Why Choose This Part

The NoBL architecture maximizes bandwidth by allowing 100 percent bus utilization, eliminating the 'dead cycles' common in standard synchronous SRAMs. It features a wide industrial temperature range of -40 C to +85 C and a low standby current of 75 uA, making it suitable for thermally constrained industrial environments.

Applications

Networking Switches and Routers
Used for high-speed packet buffering and look-up tables where zero latency between read and write cycles is critical.
Test and Measurement Equipment
Ideal for high-speed data acquisition systems requiring reliable synchronous burst memory for signal processing.
High-Performance Embedded Systems
Acts as a fast cache or workspace for FPGA-based designs requiring deterministic memory timing at 167 MHz.

Key Specifications

Technology SRAM - Synchronous, SDR
Access Time 3.4 ns
Memory Size 18Mbit
Memory Type Volatile
Memory Format SRAM
Mounting Type Surface Mount
Package / Case 100-LQFP
Clock Frequency 167 MHz
Memory Interface Parallel
Voltage - Supply 3.135V ~ 3.6V
Memory Organization 1M x 18
Operating Temperature -40degC ~ 85degC (TA)
Supplier Device Package 100-TQFP (14x20)

Getting Started

Engineers should interface this device with an FPGA or high-performance memory controller capable of SDR (Single Data Rate) synchronous timing. Ensure the 3.135V to 3.6V VDD supply is well-decoupled near the 100-TQFP pins, and use the integrated JTAG interface to verify connectivity during the prototyping phase.

Also Consider

CY7C1370KV33-167AXI IFXInfineon Technologies - A 512K x 36 variant in the same family for designs requiring a wider data bus.

Categories

Memory & Storage > SRAM
The 2026 Embedded Online Conference